

# Statistical Prediction of Circuit Aging under Process Variations

Wenping Wang<sup>1</sup>, Vijay Reddy<sup>2</sup>, Varsha Balakrishnan<sup>1</sup>,  
Srikanth Krishnan<sup>2</sup> and Yu Cao<sup>1</sup>

<sup>1</sup>Department of Electrical Engineering, Arizona State University, Tempe, AZ 85287,

<sup>2</sup>External Development and Manufacturing, Texas Instruments, PO Box 650311,  
MS 3740, Dallas TX 75243,  
USA

## 1. Introduction

With relentless scaling of CMOS technology, circuit timing uncertainty due to temporal degradation and static process variations poses a dramatic challenge to IC design (*International Technology Roadmap for Semiconductors*, 2008; Reddy et al., 2002; Nassif, 2001; Lin et al., 1998). The deterioration of circuit performance over time, i.e., aging, is usually caused by several physical mechanisms such as channel-hot-carrier (CHC), negative-bias-temperature-instability (NBTI), and time-dependent-dielectric-breakdown (TDDB) (Schroder & Babcock, 2003; Alam & Mahapatra, 2005; Wang et al., 2007; Vattikonda et al., 2006; Ogawa et al., 2003). Among these effects, NBTI is the leading mechanism that is responsible for the majority part of circuit aging (Kimizuka et al., 1999; Wang et al., 2007). In (Wang et al., 2007), the authors show that for 65nm technology, CHC degradation is much smaller than NBTI degradation, almost one order lower in the degradation magnitude. NBTI primarily increases the threshold voltage ( $V_{th}$ ) of PMOS devices. Such parameters shift significantly affects circuit lifetime and performance (e.g., power, speed and failure rate), and in the worst case, may even result in a complete parametric failure of a system (Borkar, 2006; Alam & Mahapatra, 2005; Wang et al., 2007; Vattikonda et al., 2006; Bhardwaj et al., 2006; Kumar et al., 2006; Paul et al., 2006). To cope with this threat and guarantee circuit lifetime, it is critical to include NBTI into circuit analysis and adaptively develop design techniques to effectively mitigate its negative impact on performance.

For a VLSI design, an accurate prediction of circuit performance degradation under NBTI remains as a tremendous challenge. As shown in (Wang et al., 2007), NBTI has a strong dependence on dynamic operation conditions, such as supply voltage ( $V_{dd}$ ), temperature ( $T$ ) and input signal probability ( $\alpha_s$ ). Usually these parameters are not spatially or temporally uniform, but vary significantly from gate to gate and from time to time. Similar to the burn-in process, we may use high voltage and high temperature to guardband the worst case condition. However, the search for the worst case  $\alpha_s$  is computationally inhibitive due to the extremely large space of signal probabilities for each input node. A practical method is proposed to predict the upper bound of each gate under all possible input  $\alpha_s$  (Agarwal et al., 2008).

Source: Solid State Circuits Technologies, Book edited by: Jacobus W. Swart,  
ISBN 978-953-307-045-2, pp. 462, January 2010, INTECH, Croatia, downloaded from SCIYO.COM

Besides these uncertainties, static process variation poses another challenge that leads to the variance of circuit aging. Fig. 1 illustrates an example that shows the statistical measurement of switching frequency and the leakage ( $IDDQ$ ) of ring oscillators (ROs) before the reliability test. In this 65nm technology, more than 3X and 25% variability are observed in circuit leakage and the speed, respectively. These variabilities are attributed to statistical distributions of device parameters that are caused by the manufacturing process (Nassif, 2001). Examples include dopant concentration, channel length ( $L$ ), oxide thickness ( $t_{ox}$ ), etc. Their impact on device and circuit performance is usually investigated through a reduced set of device parameters -  $V_{th}$  is the most important one among them, as the interface between process and electrical studies. In (Liu et al., 2007), we have identified that the leading variation sources are  $L$ ,  $V_{th}$  and carrier mobility ( $\mu$ ). By including the extracted variations of these three sources in the nominal model file, we are able to accurately predict the change of IV characteristics in all regions. Other variations, such as that in  $t_{ox}$  are included into these variations (e.g.,  $V_{th}$  is a function of  $t_{ox}$ ) and indirectly affect device performance.




Fig. 1. Measured RO leakage and frequency variations before the stress.

Since NBTI effect has an exponential dependence of  $V_{th}$  (Wang et al., 2007; Alam & Mahapatra, 2005; Wang et al., 2007), circuit aging strongly interacts with process variations, significantly shifting both the mean and the variance of the circuit performance. By focusing on this primary variation source -  $V_{th}$ , we are therefore able to gain key insights and project the first-order trend. Other secondary process sources are neglected in this work. With the availability of more detailed data in the future, we will incorporate more sources. Fig. 2 shows the measured speed degradation from the same set of ROs as those in Fig. 1. Circuit performance and its variability not only depend on static process variations, but also change over the period of dynamic operation because of the effect of circuit aging (Schroder & Babcock, 2003; Wang et al., 2007). Therefore, accurate prediction of circuit performance distribution during its life time should consider the impact of static variations, primary reliability mechanisms, and more importantly, their interactions. This prediction is essential for designers to safely guardband the circuit for a sufficient life time. Otherwise, we have to either use an overly pessimistic bound, or resort to expensive stress tests in order to collect enough statistical information.




Fig. 2. Measured frequency degradation of a 11-stage ring oscillator under different stress conditions (four selected samples each condition).

A few works have been published in the literature to estimate the statistical variations in temporal NBTI degradation (Rauch, 2002; 2007; Rosa et al., 2006; Kang et al., 2007). Their assumption is the number of broken bonds in the channel is a Poisson random variable, and correspondingly  $V_{th}$  follows the Poisson distribution. With technology scaling, additional  $V_{th}$  variations, such as random dopant fluctuation and short channel effects, need to be considered. The measurement data show that the distribution of  $V_{th}$  variations follows the Gaussian distribution (Liu et al., 2007). In addition, the correlations between process variation and NBTI are ignored in previous work. In this work, we begin with the assumption that process variation induced  $V_{th}$  change is Gaussian random variable. We leverage compact models of transistor degradation and circuit performance to achieve accurate and efficient reliability prediction. Dynamic NBTI effect is incorporated into the analytical framework to account for the aging of circuit speed and the leakage (Schroder & Babcock, 2003; Wang et al., 2007). Based on our initial observation with the available data, the specific contributions and conclusions of this work include:

- A statistical predictive methodology of circuit aging is proposed. In this analytical approach, only five model parameters need to be extracted from fresh data (i.e., before the stress). With the initial information of the transistor and circuit topology, these models provide accurate prediction of circuit performance degradation and the variability.
- The degradation rate of circuit speed and its standard deviation follows a power law of  $1/6$ . While the mean of circuit timing goes up with the stress time, the variance actually declines due to the interaction between NBTI effect and process variations. The degradation rate of both values is independent on the amount and the type of variations in the circuit.
- The mean and the standard deviation of logarithmic  $IDDQ$  reduce with the stress time as  $t^{1/6}$ , with the variance more sensitive to global variations.
- A hierarchical statistical aging analysis methodology is proposed to efficiently predict circuit aging under both process variations and operation uncertainties.

The outline of the paper is as follows: In Section 2, the statistical modeling for both transistor and circuit performance degradation is described, and the proposed models are comprehensively verified with silicon data from industrial 65nm technology, as well as SPICE simulation results. Section 3 presents a hierarchical statistical aging analysis methodology for circuit performance prediction. Finally Section 4 concludes this work.

## 2. Statistical modeling of circuit aging

NBTI is the dominant effect of circuit aging in advanced CMOS technology (Schroder & Babcock, 2003; Kimizuka et al., 1999). We propose a hierarchical solution to bridge the underlying device physics with efficient circuit analysis. Based on the reaction-diffusion mechanism, we developed the model of  $V_{th}$  shift under NBTI effect. In the presence of process variations and aging, using Gradual Change Approximation (GCA), this model is further expanded as a linear function of  $V_{th}$  shift to efficiently predict the performance degradation.

To characterize the change of circuit performance under the stress, the Alpha-power law based delay model and the leakage model are calibrated for a given gate. Under the condition that the amount of NBTI-induced  $V_{th}$  shift is much smaller than the nominal value of  $V_{th}$ , both models are simplified to extract the dependence of circuit performance to  $V_{th}$  change.

Finally, the gate-level models are integrated into various circuit paths to analytically predict the aging of path timing and the leakage. Both the mean value and the variance of these important metrics are derived as a function of static performance variability, the nominal sensitivity of circuit performance, and other operation conditions, such as supply voltage and temperature.

### 2.1 Gradual change approximation

NBTI manifests itself in a gradual increase in the magnitude of PMOS threshold voltage, resulting in the degradation of circuit performance over time. A set of publications have shown that NBTI is only pronounced in a long term, i.e., the performance degradation of transistors and circuits is a gradual aging process (Kumar et al., 2006; Wang et al., 2007).  $\Delta V_{th}$  in different devices due to variation and NBTI is still a relative small portion compared to the nominal  $V_{th}$  value. Thus, when we derive the statistical degradation model, the first order Taylor expansion (i.e., linear expression) is applicable to transistor and circuit metrics, such as Equations (1) and (2), as well as gate delay and leakage analysis. This is the Gradual Change Approximation (GCA), which can be applied to simplify the following model derivations.

$$e^x = \sum_{n=0}^{\infty} \frac{x^n}{n!} = 1 + x + \frac{x^2}{2!} + \frac{x^3}{3!} + \dots \quad \text{for all } x \quad (1)$$

$$(1+x)^p = \sum_{n=0}^{\infty} \binom{p}{n} x^n \quad \text{for all } |x| < 1, \text{ and all complex } p \quad (2)$$

### 2.2 Transistor degradation model

NBTI occurs when a negative gate bias is applied to the PMOS devices and it has two phases: stress and recovery (Alam & Mahapatra, 2005; Wang et al., 2007). In stress phase, the

holes in the channel weaken the Si-H bonds, which results in the generation of the positive interface charges and hydrogen species. During recovery phase, the interface traps are annealed by the hydrogen species and thus,  $V_{th}$  degradation ( $\Delta V_{th-nbti}$ ) is partially recovered. Two main theories are proposed to interpret NBTI degradation: Reaction-Diffusion (RD) (Alam & Mahapatra, 2005; Alam et al., 2007; Krishnan et al., 2005) and hole Trapping/ Detrapping (T/DT) (Shen et al., 2006; Parthasarathy et al., 2006; Huard et al., 2006). R-D model naturally explains the long-term power law time exponent of NBTI ( $n \sim 1/6$ ) (Alam et al., 2007; Wang et al., 2007; Bhardwaj et al., 2006). However, the experimental data obtained by using on-the-fly (OTF) measurement (Parthasarathy et al., 2006; Rangan et al., 2003), or ultra-fast (UF) measurement (Reisinger et al., 2006) show that the power law dependence with a time exponent of  $n > 1/6$ . R-D model cannot explain well the fast transient in the beginning of recovery of NBTI. Thus, we introduce an experimental term to capture the behavior of the fast response in recovery (Bhardwaj et al., 2006; Wang et al., 2007), and the long-term  $\Delta V_{th-nbti}$  is given by,

$$\Delta V_{th-nbti} = \left( \sqrt{K_v^2 \cdot T_{clk} \cdot \alpha_s / (1 - \beta_t^{1/2n})} \right)^{2n} \quad (3)$$

$$\text{where} \quad \beta_t = 1 - \frac{2\xi_1 \cdot t_e + \sqrt{\xi_2 \cdot C \cdot (1 - \alpha_s)} \cdot T_{clk}}{2t_{ox} + \sqrt{C} \cdot t} \quad (4)$$

$$K_v = \left( \frac{qt_{ox}}{\epsilon_{ox}} \right)^3 K^2 C_{ox} (V_{gs} - V_{th}) \sqrt{C} \exp\left(\frac{2E_{ox}}{E_0}\right) \quad (5)$$

where  $T_{clk}$ ,  $\alpha_s$ , and  $n$  are clock period, input signal probability, and time exponential constant (1/6), respectively.  $K$ ,  $\xi_1$ ,  $\xi_2$  and  $E_0$  are fitting parameters.  $K_v$  describes the dependence of the bias voltage,  $T$ ,  $t_{ox}$  and other technology parameters associated with NBTI degradation (Bhardwaj et al., 2006; Wang et al., 2007). For more details about the meaning and value of the parameters, please refer to (Bhardwaj et al., 2006; Wang et al., 2007). The dependence of NBTI effect on  $V_{th}$  (which is a parameter lumping many process details) is still under the debate. For instance, reference (Alam & Mahapatra, 2005) has discussed several possibilities. A general observation is that NBTI is strongly affected by the electric field. Under the stress condition, this field is proportional to  $(V_{gs} - V_t)/t_{ox}$ , which leads to our model. By so far, this model matches data from 180nm down to 45nm, making it a generic model to describe NBTI effect in technology scaling. We are further collecting data from multi- $V_{th}$  technology at the same technology node, with the target to verify it with more process details. Fig. 3 verifies this model with one set of experimental data under different stress conditions. Besides this long term prediction model, both static and real time dynamic models are also available in (Bhardwaj et al., 2006; Wang et al., 2007). The models well capture NBTI recovery effect (Agarwal et al., 2008).

This model assumes nominal degradation without considering the statistical process variations. If there are global and local process variations,  $V_{th}$  in Equation (5) should be expressed as:

$$V_{th} = V_{th0} + \Delta V_{th-g} + \Delta V_{th-l} \quad (6)$$

where  $V_{th0}$  is the nominal threshold voltage,  $\Delta V_{th-g}$  and  $\Delta V_{th-l}$  represent the change of threshold voltage due to global and local variations, respectively. Equation (6) shows that




Fig. 3. Threshold voltage degradation under different stress conditions.

positive variation results in  $V_{th}$  increase, which correspondingly leads to smaller  $V_{th}$  degradation (according to Equations (3) and (5)), while negative variation results in larger  $V_{th}$  degradation. Fig. 4 shows  $V_{th}$  degradation over time for three different transistors. Due to process variations, Device 1 starts with a larger  $V_{th}$  and Device 3 starts with a smaller  $V_{th}$ . Substitute their fresh  $V_{th}$  to Equations (3) - (5),  $\Delta V_{th}$  for these three devices is shown as Fig. 4. At the beginning, the difference in  $V_{th}$  degradation between Device 1 and Device 3 is 20.97%. With the increase of stress time, the difference becomes smaller and smaller. After  $10^5$ s stress, it decreases to 15.57%. Such a compensation between process variations and aging is well captured by our model.




Fig. 4. Threshold voltage degradation over time for different devices

Since the degradation rate of different circuit paths is pronouncedly different due to different switching activities and circuit topologies (Wang et al., 2007), in (Agarwal et al., 2008), we introduce a Maximum Dynamic Stress (MDS) simulation technique with  $\alpha_s$

approaching to 1, which gives a simple and realistic estimation of the upper limit of gate delay degradation under dynamic NBTI. By using GCA and MDS described in (Agarwal et al., 2008), the long term prediction model is further simplified as a variation dependent model, i.e.,

$$\Delta V_{th-nbti} = A(1 - S_v(\Delta V_{th-g} + \Delta V_{th-l}))t^m \tag{7}$$

where the value of  $A$  depends on both technology parameters and operating conditions;  $S_v$  is the nominal sensitivity of NBTI degradation to  $V_{th}$  shift. In this work,  $A = 2.5 \times 10^{-3}V/s^{1/6}$  and  $S_v = 7V^{-1}$ . Fig. 5 validates this simplified model (Equation (7)) with the long term predictive model (Equations (3) - (5)) under different process variations. Within  $\pm 30mV$ , it provides accurate prediction of  $V_{th}$  degradation.




Fig. 5. Verification of process variation dependent NBTI model.

Besides  $V_{th}$  change, carrier mobility also degrades with increasing stress time (Wang et al., 2007). According to the universal effective mobility model, the dominant components of carrier scattering are phonon scattering, surface roughness scattering, and coulomb scattering. Aging effects induced interface charges result in stronger column scattering, which affects the carrier mobility mostly in low  $V_{gs}$  region. Because of this reason, mobility degradation is more important for analog circuit aging, but not for digital circuits. This behavior has been confirmed by the 65nm data (Wang et al., 2007). Thus, in this work, since the analysis is focused on digital circuit in which the devices operate at saturation region, the mobility degradation is ignored.

### 2.3 Gate delay degradation model

A widely used gate delay ( $T_{di}$ ) model is based on the Alpha-power law that was proposed in (Sakurai & Newton, 1990),

$$T_{di} = (C_{li}V_{dd}) / (\beta_i(V_{dd} - V_{thi})^\alpha) \tag{8}$$

where  $C_{li}$  is the effective load capacitance of the gate;  $\beta_i$  is a parameter depending on gate size. Under both process variations and NBTI effect,  $V_{thi}$  of PMOS is given by

$$V_{thi} = V_{th0} + \Delta V_{thi} \quad (9)$$

$$\Delta V_{thi} = \Delta V_{thi-g} + \Delta V_{thi-l} + \Delta V_{thi-nbti} \quad (10)$$

Substituting  $V_{thi}$  into Equation (8) and using the GCA of  $1/(1-x)^p \approx 1+p \cdot x$  (for  $x \ll 1$ ), we obtain:

$$T_{di} = \frac{C_{li}V_{dd}}{\beta_i(V_{dd} - V_{th0} - \Delta V_{thi})^\alpha} \approx \frac{C_{li}V_{dd}}{\beta_i(V_{dd} - V_{th0})^\alpha} \left( 1 + \frac{\alpha \Delta V_{thi}}{(V_{dd} - V_{th0})} \right) \quad (11)$$

We define  $T_{d0i} = (C_{li}V_{dd})/(\beta_i(V_{dd} - V_{th0})^\alpha)$ , which is the gate delay without process variations and NBTI degradation ( $\Delta V_{thi} = 0$ ), and  $S_{ti} = \alpha/(V_{dd} - V_{th0})$ , which is the nominal sensitivity of gate delay to PMOS  $V_{th}$  shift. These two parameters rely on the process technology and the circuit structure. They can be conveniently extracted from SPICE simulation at the nominal condition. Thus, Equation (11) becomes:

$$T_{di} = T_{d0i}(1 + S_{ti}\Delta V_{thi}) \quad (12)$$

Substitute Equations (7) and (10) into (12),

$$T_{di} = T_{d0i}(1 + S_{ti}(At^n + (1 - AS_v t^n)\Delta V_{thi-g} + (1 - AS_v t^n)\Delta V_{thi-l})) \quad (13)$$

Since 65nm measurement data show that the distribution of  $V_{th}$  variation is Gaussian distribution (Nassif, 2001; Liu et al., 2007), in this work, we assume  $\Delta V_{thi-g}$  and  $\Delta V_{thi-l}$  are Gaussian random variables. Their mean ( $\mu_g$  and  $\mu_l$ ) are 0 and their standard deviations ( $\sigma_g$  and  $\sigma_l$ ) depend on the manufacturing process (Borkar et al., 2003). Since gate delay is linearly proportional to the threshold voltage change, the probability distribution function (PDF) of gate delay also follows the normal distribution  $N \sim (\mu_{T_{di}}, \sigma_{T_{di}}^2)$ .

At  $t = 0$ ,  $\Delta V_{thi-nbti} = 0$ . Assuming global and local variations are uncorrelated random variables (Boning & Nassif, 2001),  $\mu_{T_{di}}(0)$  and  $\sigma_{T_{di}}^2(0)$  are given by:

$$\mu_{T_{di}}(0) = T_{d0i}, \quad \sigma_{T_{di}}^2(0) = T_{d0i}^2 S_{ti}^2 (\sigma_g^2 + \sigma_l^2) \quad (14)$$

At  $t > 0$ , from Equation (13), we get

$$\mu_{T_{di}}(t) = \mu_{T_{di}}(0)(1 + AS_{ti}t^n), \quad \sigma_{T_{di}}^2(t) = \sigma_{T_{di}}^2(0)(1 - AS_v t^n) \quad (15)$$

Given the initial conditions of the process and timing information for the transistor and the gate, Equation (15) predicts the mean and standard deviation with increasing time. From these equations, we have four observations:

1. The mean of gate delay increases with the stress time, while the variance decreases. Since a lower- $V_{th}$  transistor has a faster degradation rate and thus, larger  $V_{th}$  increase, this phenomenon compensates static process variations and reduces the variance during the stress period.
2. As the stress time increases, the aging of both mean and standard deviation follows the same power law of  $t^{1/6}$ .
3. The degradation rate of gate delay and its variance are independent of the amount and the type of variations.



- The degradation rate is determined by the sensitivities to  $V_{th}$  shift. Process variations only affect the fresh variability, but not the degradation rate.

**2.4 Circuit performance degradation model**

**2.4.1 Path timing**

The PDF of a path comprising  $n$  gates corresponds to the linear combination of the  $n$  PDFs of gate delays. The mean and the variance of the path delay ( $T_d$ ) are given by

$$\mu_{T_d} = \sum_i^n \mu_{T_{di}}, \quad \sigma_{T_d}^2 = \sum_i^n \sum_j^n \sigma_{T_{di}} \cdot \rho_{ij} \cdot \sigma_{T_{dj}} \tag{16}$$

where  $\rho_{ij}$  is the correlation coefficient between two gates. For the simplicity of the demonstration, we assume the inter-gate correlation is the same for all the gates, i.e.,  $\rho_{ij} = \rho$ , while this methodology is general enough for all statistical conditions. Thus, the variance of path delay is derived as

$$\sigma_{T_d}^2 = \sum_i^n \sum_j^n \sigma_{T_{di}} \cdot \rho \cdot \sigma_{T_{dj}} + \sum_i^n (1 - \rho) \cdot \sigma_{T_{di}}^2 \tag{17}$$

In the case of local variations,  $\rho = 0$ , i.e., the variations between two gates are uncorrelated. The case of  $\rho = 1$  describes global variations, i.e., the variations between two gates are correlated. With both local and global variations,  $\sigma_{T_d}^2$  is given by the linear combination of the variance of the local and global variations. Fig. 6 shows the delay distribution of ROs due to circuit aging. The distribution of gate delay becomes increasingly narrower under the stress as indicated by Equation (15).




Fig. 6. The PDF's of 65nm RO delay during aging.

The proposed predictive methodology is generated for a path consisting of various types of gates. Fig. 7 shows such a circuit example. By stressing the path for different years, Fig. 8 compares the model prediction with SPICE simulation results of gate delay. Under different

types and amount of variations, the model provides accurate prediction of the mean and standard deviation.




Fig. 7. Circuit example for path timing analysis.




Fig. 8. The temporal increase of the mean and standard deviation of circuit speed (path is shown in Fig. 7).

**2.4.2 Leakage**

IDDQ of a circuit is defined as the total amount of leakage current at the standby. It has an exponential dependence on  $V_{th}$ :

$$IDDQ = \sum_i^n I_{0i} \cdot e^{-\frac{V_{thi}}{mv_T}} = \sum_i^n I_{0i} \cdot e^{-\frac{(V_{th0i} + \Delta V_{thi})}{mv_T}} \tag{18}$$

where  $I_{0i} = \beta_i(m - 1)(1 - e^{-V_{ds}/v_T})$ ,  $m$  is the body effect coefficient and  $v_T$  is the thermal voltage ( $kT/q$ ). Substitute Equation (10) into (18), we get

$$\begin{aligned} IDDQ &= \sum_i^n I_{0i} e^{-\frac{V_{th0i}}{mv_T}} e^{-\frac{\Delta V_{thi-g} + \Delta V_{thi-l} + \Delta V_{thi-nbti}}{mv_T}} \\ &= \sum_i^n IDDQi(0) e^{-\frac{\Delta V_{thi-g} + \Delta V_{thi-l} + \Delta V_{thi-nbti}}{mv_T}} \end{aligned} \tag{19}$$

$IDDQi(0)$  is the gate leakage at  $t = 0$ , i.e.,  $\Delta V_{thi-g} = \Delta V_{thi-l} = \Delta V_{thi-nbti} = 0$ . Taking the natural logarithms on both sides of Equation (19), we have

$$Ln( IDDQ ) = Ln \left( \sum_i^n IDDQi(0) e^{-\frac{\Delta V_{thi-g} + \Delta V_{thi-l} + \Delta V_{thi-nbti}}{mv_T}} \right) \tag{20}$$

Under global variations, using Equation (7), Equation (20) becomes the following

$$Ln(IDDQ) = -\frac{At^n + (1 - AS_v t^n)\Delta V_{thi-g}}{mv_T} + Ln\left(\sum_i^n IDDQi(0)\right) \tag{21}$$

The mean and standard deviation of circuit leakage are

$$\mu_{Ln(IDDQ)}(t) = \mu_{Ln(IDDQ)}(0) - A \cdot t^n / (mv_T) \tag{22}$$

$$\sigma_{Ln(IDDQ)}(t) = (1 - AS_v t^n) / (mv_T) \cdot \sigma_g \tag{23}$$

where  $\mu_{Ln(IDDQ)}(0) = Ln(\sum_i^n IDDQi(0))$

Under local variations, Equation (20) is approximated as

$$\begin{aligned} Ln(IDDQ) &\approx Ln\left(e^{-\frac{At^n}{mv_T}} e^{-\frac{(1-AS_v t^n)\Delta V_{thi-l}}{(mv_T)^\eta}} \sum_i^n IDDQi(0)\right) \\ &= -\frac{At^n}{mv_T} + \frac{(1 - AS_v t^n)\Delta V_{thi-l}}{(mv_T) \cdot \eta} + Ln\left(\sum_i^n IDDQi(0)\right) \end{aligned} \tag{24}$$

where  $\eta$  has the value between 0 and 1, depending on the circuit structure. The mean and standard deviation of circuit leakage are

$$\mu_{Ln(IDDQ)}(t) = \mu_{Ln(IDDQ)}(0) - A \cdot t^n / (mv_T) \tag{25}$$

$$\sigma_{Ln(IDDQ)}(t) = (1 - AS_v t^n) / (mv_T) \cdot (\sigma_l / \eta) \tag{26}$$

Akin to path timing, logarithmic *IDDQ* has the same time dependence under either global or local variation. Their impact is only different by a factor of  $\eta$ , which is derived from the circuit structure. Fig. 9 shows that the logarithmic mean and the standard deviation degradation of leakage current follow the power law of  $t^{1/6}$ . The mean is relatively independent of the type of variations, while standard deviation is more sensitive to the global variation.

### 3. Statistical aging analysis

The analysis above generates the statistics of each gate under the aging effect. In reality, the distributions of logic gates in a circuit are correlated depending on their statistical properties. To obtain the information of path timing degradation, we can incorporate statistical timing analysis techniques to handle the correlation. In this section, we propose a hierarchical method to extract related model parameters and prepare the framework for the integration.

#### 3.1 Statistical static timing analysis flow

Fig. 10 shows the statistical circuit performance analysis flow which is used to predict the circuit performance. This flow incorporates conventional static timing analysis with the statistical properties of the circuit and the process technology. The primary components include:




Fig. 9. The mean and standard deviation degradation of leakage.




Fig. 10. Statistical circuit performance analysis flow.

1. Model parameter extraction. Given technology and operating condition information,  $A$  and  $S_v$  are extracted. Given standard cell performance library,  $T_{d0i}$ ,  $IDDQ_i$  and  $S_t$  are extracted. For more details about parameter extraction, please refer to (Wang et al., 2007) and Section 3.2.1.
2. Substituting all the parameters into Equations (13), (21) and (24), we obtain the aged standard cell performance library. The cell timing and leakage are functions of transistor global and local  $V_{th}$  variations and stress time.

3. Generating two statistical distribution of transistor fresh  $V_{th}$  variations, one is for global variation and the other is for local variation. Their means are 0, and standard deviations are determined by the manufacturing process.
4. Given circuit netlist, random assign  $V_{th}$  variations from the generated distribution to each transistor. With specified  $V_{th}$  variations, the cell timing and leakage of the aged standard cell library are only function of stress time.
5. Given stress time, using circuit performance analyzer with the aged standard cell library, we get the circuit performance degradation. For example, we want to do timing analysis for given circuit. Since the aged library provides each cell timing information, the path timing is obtained by adding up all the individual cell timings in the path. We can do leakage analysis in the same way.
6. For circuit performance distribution prediction, given initial  $V_{th}$  variation distribution, Equations (16), (17), (22), (23), (25), (26) directly give the mean and standard derivation of circuit performance distribution.

## 3.2 Model prediction and silicon validation

### 3.2.1 Model parameter extraction

In order to accurately predict the circuit performance degradation, there are five parameters need to be characterized at  $t = 0$ , including:  $A$ ,  $S_v$ ,  $S_t$ ,  $T_{d0i}$  and  $IDDQ_i$ .

$A$ : Parameter of long term  $V_{th}$  degradation under nominal conditions. Its value is extracted from Equations (3) - (5), with the dependence of temperatures,  $V_{dd}$ , and switching activity.

$S_v$ : the sensitivity of NBTI-induced transistor degradation to the nominal value of  $V_{th}$ .

$S_t$ : the sensitivity of gate delay to PMOS  $V_{th}$  shift.

$T_{d0i}$ : nominal gate delay, without  $V_{th}$  variation and aging.

$IDDQ_i$ : nominal gate leakage, without  $V_{th}$  variation and aging.

Note these parameters are all extracted from the nominal condition, but not affected by process variations. Variations only change the distribution of  $T_d$  and  $IDDQ$ , which can be obtained from the statistics at  $t = 0$  (i.e., before the stress). During the stress, the interaction between variability and reliability follows the prediction of our new models. These statistical reliability models improve the predictability in the design stage, avoiding expensive reliability test at the circuit level.

### 3.2.2 Test chip and measurement

To validate the statistical models for the circuit performance, an inverter ring oscillator was designed as the prototype circuit (Reddy et al., 2002). Fig. 11 shows the simplified schematic of the ring oscillator. The channel length of the transistors in the ring oscillator is drawn at the minimum design rule. There is a NAND gate that allows the RO oscillation enable/disable (OE pin). When the oscillation is disabled, i.e.,  $OE = 0V$ ,  $IDDQ$  is measured through  $V_{RING}$ .

When the oscillation is enabled, i.e.,  $OE = V_{dd}$ , the RO oscillates at full speed (several GHz) and Ring Oscillator Frequency ( $F_{osc}$ ) is measured periodically without any interruptions. Similar as the on-the-fly measurement at the device level, this dynamic stress measurement is nonstop. In this work, the ROs are stressed under various supply voltage and temperature conditions. The temperature was the same for both stress and measurement and no electrical stress was applied until the temperature was at the proper value.




Fig. 11. Simplified schematic of inverter ring oscillator circuit. Oscillation is disabled by grounding the Oscillation Enable (OE) pin.

### 3.2.3 Model validation with silicon data

The proposed statistical model is verified by 65nm technology available silicon data under a few operating conditions. Fig. 12 shows the delay degradation of ROs. The dots present the mean changes; the error bars are scaled delay distribution of the sample circuits; and the lines are the model predictions. While the mean value increases as  $t^{1/6}$ , as a signature of the dominance of NBTI effect in circuit aging, the distribution declines with stress time. Fig. 13 evaluates the change of both the active current ( $I_{DDA}$ ), and the leakage current ( $I_{DDQ}$ ). Since  $I_{DDA} \approx CV/f$ , for given switching frequency,  $I_{DDA}$  is easily extracted. Our predictive models only require the sensitivities of transistor and circuit aging, as well as the statistics before the stress. Then the degradation of circuit performance is fully predicted toward the end of the life time.

### 3.3 Simulation setup of circuit benchmarks

The statistical aging analysis has been implemented in C to predict the circuit performance degradation of ISCAS85, 89 and ITC99 benchmark circuits (, n.d.; *ITC99 Benchmark*, n.d.). We




Fig. 12. Delay degradation of ROs under various stress conditions (four selected samples each condition).




Fig. 13. The prediction of *IDDA* and *IDDQ* degradation.

obtain an aging aware library by running SPICE simulation using PTM 65nm technology (Zhao & Cao, 2006). This library consists of 5 different cells: INVERTER, 2 input NAND, 3 input NAND, 2 input NOR, 3 input NOR. The benchmark circuits in the BLIF format are synthesized by SIS (E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, and R. K. Brayton & Sangiovanni-Vincentelli, 1992) using this standard library. Random local and global variations are generated from a Gaussian distribution with mean 0 and standard deviation which is determined by the manufacturing process. The delay of each gate is calculated at time = 0 (with the variations) and after 10 years (with variations and NBTI degradation) using the aging aware library. Timing analysis is then performed, and the path delay for each path is calculated as the sum of the individual gate delays. After the run, the path with the maximum delay is identified as the critical path in the design.

### 3.4 Results and discussions

Figures 14 and 15 show the path delay distribution under both NBTI effect and process variation with time increasing. From these two figures, it can be seen that the mean of the path delay increases, while the standard deviation of the path delay decreases. Both of them follows the power law dependence of  $t^{1/6}$ . As shown in the figure, at  $t = 0$ , the delay difference between maximum and minimum is 10.18%, while after 10 years stress, it reduces to 5.29%. The Path delay degradation caused by NBTI effect for 10 years stress is 14.06%, which is more than the delay difference caused by process variations at  $t = 0$ . Thus, for the circuit designers, it is critical to consider both NBTI effect and process variation at the early design stage.

Table 1 further shows the simulation results for different benchmark circuits at *Time* = 0 and *Time* = 10 years. For a given circuit, *Path* represents the number of the total path in the circuit.  $T_{d0}$  and  $T_{d10}$  are the critical path delay of the circuit without process variations at *Time* = 0 and *Time* = 10 years, respectively. The *Max*, *Mean* and *Min* columns correspond to the maximum, mean and minimum of the sets of the critical path delay under different simulation iteration.  $\Delta$  is the delay difference between maximum and minimum.  $\Delta_{nbt}$  is the NBTI-induce path delay degradation. *m* indicates the margin need to be add during the circuit design stage.




Fig. 14. Path delay mean change under both NBTI effect and process variations.




Fig. 15. Path delay standard deviation change under both NBTI effect and process variations.

Based on the simulation results of Table 1, we have three observations.

1. For most circuits, NBTI-induced delay degradation is comparable or larger than the process variations-induced delay difference. For example, circuit K2, after 10 years stress, NBTI-induced delay degradation is 15.65%, while the delay difference caused by process variation at  $Time = 0$  is 13.22%. Thus, for circuit designers, it is necessary to add a guardband for NBTI in addition to guardband for process variations.
2. The impact of process variations on circuit delay strongly depends on the circuit structure. For instance, at  $Time = 0$ , process variation-induced delay difference for circuit Frg2 is 33.09%, while it is 4.97% for circuit Apex6. This effect is seen at  $Time = 10$  years also.
3. The mean of the circuit delay increases with time, while the standard deviation decreases. Both of them follow the NBTI power law of  $t^{1/6}$  and are independent of process variations (Fig. 14 and Fig. 15).



Circuit	Path	Time = 0 (ps)					Time = 10years(ps)					$\Delta_{\text{Nfti}}(\%)$	m(%)
		$\sigma_I = 0$		$\sigma_I = 20\text{mV}$			$\sigma_I = 0$		$\sigma_I = 20\text{mV}$				
		$T_{d0}$	Max	Mean	Min	$\Delta(\%)$	$T_{d10}$	Max	Mean	Min	$\Delta(\%)$		
k2	10404	44458.02	47136.9	44435.39	41261.71	13.22	51416.18	52806.87	51404.44	49756.88	6.86	15.65	18.78
des	99845	34743.06	36887.09	34850.87	33244.59	10.48	39558.86	40568.06	39552.43	38624.65	5.59	13.86	16.77
b9	206	144.61	152.49	145.45	137.76	10.18	164.94	169.03	165.29	161.39	5.29	14.06	16.89
c8	201	227.79	240.24	227.78	216.57	10.39	263.04	269.48	263.02	256.75	5.59	15.47	18.30
comp	2016	4349.09	4452.62	4347.67	4326.27	2.91	4960.90	5014.65	4960.15	4902.26	2.58	14.07	15.30
Fig2	4792	1438.80	1859.83	1588.31	1383.74	33.09	1652.40	2006.68	1897.89	1661.26	24.01	14.85	39.47
term1	649	1710.81	1786.63	1712.73	1630.49	9.13	1968.15	2007.51	1968.98	1926.45	4.74	15.04	17.34
apex6	1499	991.08	1016.69	991.31	967.41	4.97	1136.71	1150.01	1136.82	1124.43	2.58	14.69	16.04
count	368	827.46	855.96	827.62	799.14	6.87	948.16	962.96	948.25	933.46	3.56	14.59	16.38
example2	1307	443.47	467.57	445.37	428.27	8.86	505.71	518.22	506.62	497.83	4.60	14.04	16.86
f51m	174	342.17	359.84	342.11	324.35	10.37	391.52	400.69	391.49	382.26	5.38	14.42	17.10
Fig1	127	785.78	805.38	786.00	763.64	5.31	900.42	910.59	900.50	888.93	2.76	14.59	15.89
lal	188	160.47	176.76	160.92	149.43	17.03	185.74	194.19	185.80	178.34	9.88	15.74	21.01
ldd	447	619.40	638.88	620.29	598.31	6.55	709.44	719.53	709.90	698.49	3.40	14.54	16.17
mux	189	1074.41	1112.05	1075.01	1033.14	7.34	1236.53	1256.07	1236.84	1215.11	3.81	15.09	16.91

Table 1. Simulation results for ISCAS and ITC99 circuit benchmark

By integrating the gate-based dynamic stress bound and process variation prediction model into circuit timing analysis, we verify that our hierarchical method provide a safe and tight bound of circuit timing degradation. Fig. 16 is the netlist of benchmark circuit C17. Fig. 17 shows the delay distribution of circuit C17 under various input vectors and process variations. As shown in the figure, the proposed method provides a safe and tight bound in the estimation of the circuit timing degradation, which helps to improve design predictability and avoid pessimistic guardbanding under NBTI effect.




Fig. 16. Circuit C17 netlist.




Fig. 17. Delay distribution of circuit C17 with various input vectors and process variations.

### 3.5 Impact of statistical variations on SRAM

The six transistor SRAM (6T SRAM) design is highly sensitive to process variations, especially local random variations. The mismatch between neighboring transistors reduces the cell Static Noise Margin (SNM) (Krishnan et al., 2006; Lin et al., 2006; Rosa et al., 2006). The impact of statistical variations on SRAM SNM is mainly divided into Read, Write, and Hold stability. Under the NBTI effect, a weaker PMOS transistor increases Read failures, but improves the Write operation (Krishnan et al., 2006; Lin et al., 2006). Fig. 18 shows the PDF of 6T SRAM Read noise margin during the aging. In the SRAM cell, only one side of PMOS

is stressed (i.e., with the gate biased at the ground), and the PMOS in the other side remains in the recovery. The mismatch in the stress mode reduces Read noise margin on one side, with no impact on the other side. As shown in Fig. 18, the mean value of Read noise margin decreases with longer aging time. Since Read SNM is determined only by the stressed PMOS side, NBTI induced SNM degradation is not cancelled out between stressed PMOS side and unstressed PMOS side. Therefore, the tail of Read SNM is determined by the stressed PMOS side. This behavior is different from the aging effect in a logic path, where random variability in each stage is averaged in the path timing. Further studies on statistical aging modeling are needed to predict the nonlinear behavior in SRAM.




Fig. 18. The probability density function of SRAM read noise margin during aging.

#### 4. Conclusions

In this work, a statistical methodology is developed to predict circuit performance degradation under both NBTI effect and process variations. These analytical solutions reveal that the degradation rate and its standard deviation are independent on the type and the amount of process variations. In order to predict the mean and the variance of circuit aging, only the characteristics of transistor degradation and circuit performance sensitivity to aged parameters are required. The aging of circuit speed and  $IDDQ$  shows a power law dependence on the stress time, as an evidence of the dominance of NBTI effect. The proposed method is implemented into SPICE simulation and timing analysis tools. With verification with 65nm silicon data, it supports statistical aging analysis in standard design flow, improving design predictability and helping avoid pessimistic guardbanding under the increasingly severe aging effect. We are collecting a larger volume of statistical data to further verify these conclusions.

#### 5. Acknowledgements


This project is supported by SRC, Task 1609. It is also partially supported by Gigascale System Research Center (GSRC), one of five research centers funded under the Focus Center Research Program, a Semiconductor Research Corporation Program.

## 6. References

- (n.d.). *Collaborative Benchmarking and Experimental Algorithmics Lab*. <http://www.cbl.ncsu.edu/>.
- Agarwal, M., Balakrishnan, V., Bhuyan, A., Paul, B. C., Wang, W., Yang, B., Yu, C. & Mitra, S. (2008). Optimized circuit failure prediction for aging: Practicality and promise, *IEEE International Test Conference* pp. 1–10.
- Alam, M. A., Kufluoglu, H., Varghese, D. & Mahapatra, S. (2007). A comprehensive model for pmos nbtj degradation: Recent progress, *Microelectronics Reliability* Vol. 47(No. 6): 853–862.
- Alam, M. A. & Mahapatra, S. (2005). A comprehensive model of pmos nbtj degradation, *Microelectronics Reliability* Vol. 45: 71–81.
- Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y. & Vrudhula, S. (2006). Predictive modeling of the nbtj effect for reliable design, *IEEE Custom Integrated Circuits Conference* pp. 189–192.
- Boning, D. & Nassif, S. (2001). *Chapter 6: Models of process variations in device an interconnect in Book Design of High-Performance Microprocessor Circuits*, IEEE Press.
- Borkar, S. (2006). Electronics beyond nano-scale CMOS, *ACM/IEEE Design Automation Conference* pp. 807–808.
- Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A. & De, V. (2003). Parameter variations and impact on circuits and microarchitecture, *ACM/IEEE Design Automation Conference* pp. 338–342.
- E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, and R. K. Brayton & Sangiovanni-Vincentelli, A. (1992). SIS: A system for sequential circuit synthesis, *Technical report*. URL: [citeseer.ist.psu.edu/sentovich92sis.html](http://citeseer.ist.psu.edu/sentovich92sis.html)
- Huard, V., Parthasarathy, C. R., Guerin, C. & Mammase, M. (2006). Physical modeling of negative bias temperature instabilities for predictive extrapolation, *IEEE International Reliability Physics Symposium Proceedings* pp. 733–734.
- International Technology Roadmap for Semiconductors (2008). <http://www.itrs.net/Links/2008ITRS/Home2008.htm>.
- ITC99 Benchmark (n.d.). <http://www.cerc.utexas.edu/itc99-benchmarks/bench.html>.
- Kang, K., Park, S. P., Roy, K. & Alam, M. A. (2007). Estimation of statistical variation in temporal nbtj degradation and its impact on lifetime circuit performance, *IEEE/ACM International Conference on Computer-Aided Design* pp. 730–734.
- Kimizuka, N., Yamamoto, T., Mogami, T., Yamaguchi, K., Imai, K. & Horiuchi, T. (1999). The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on mosfet scaling, *VLSI Symposium on Technology* pp. 73–74.
- Krishnan, A. T., Chancellor, C., Chakravarthi, S., Nicollian, P. E., Reddy, V., Varghese, A., Khamankar, R. B., Krishnan, S. & Levitov, L. (2005). Material dependence of hydrogen diffusion: Implications for nbtj degradation, *IEEE International Electron Devices Meeting* pp. 688–691.
- Krishnan, A. T., Reddy, V., Aldrich, D., Raval, J., Christensen, K., Rosal, J., O'Brien, C., Khamankar, R., Marshall, A., Loh, W.-K., McKee, R. & Krishnan, S. (2006). Sram cell static noise margin and  $v_{MIN}$  sensitivity to transistor degradation, *IEEE International Electron Devices Meeting* pp. 1–4.

- Kumar, S. V., Kim, C. H. & Sapatnekar, S. S. (2006). An analytical model for negative bias temperature instability, *International Conference on Computer-Aided Design* pp. 493–496.
- Lin, J. C., Oates, A. S., Tseng, H. C., Liao, Y. P., Chung, T. H., Huang, K. C., Tong, P. Y., Yau, S. H. & Wang, Y. F. (2006). Prediction and control of nbti - induced sram  $v_{ccmin}$  drift, *IEEE International Electron Devices Meeting* pp. 1–4.
- Lin, Z., Spanos, C., Milor, L. & Lin, Y. (1998). Circuit sensitivity to interconnect variation, *IEEE Trans. on Semiconductor Manufacturing* Vol. 11: 557–568.
- Liu, W. Z. F., Agarwal, K., Acharyya, D., Nassif, S., Nowka, K. & Cao, Y. (2007). Rigorous extraction of process variations for 65nm cmos design, *European Solid-State Circuits Conference* pp. 89–92.
- Nassif, S. R. (2001). Modeling and analysis of manufacturing variations, *IEEE Custom Integrated Circuits Conference* pp. 223–228.
- Ogawa, E. T., Kim, J., Haase, G. S., Mogul, H. C. & McPherson, J. W. (2003). Leakage, breakdown and tddb characteristics of porous low-k silica, *IEEE International Reliability Physics Symposium* pp. 166–172.
- Parthasarathy, C. R., Denais, M., Huard, V., Ribes, G., Vincent, E. & Bravaix, A. (2006). New insights into recovery characteristics post nbti stress, *IEEE International Reliability Physics Symposium Proceedings* pp. 471–477.
- Paul, B. C., Kang, K., Kufluoglu, H., Alam, M. A. & Roy, K. (2006). Temporal performance degradation under NBTI: Estimation and design for improved reliability of nanoscale circuits, *ACM/IEEE Design, Automation, and Test Europe* pp. 780–785.
- Rangan, S., Mielke, N. & Yeh, E. C. C. (2003). Universal recovery behavior of negative bias temperature instability [pmosfets], *IEEE International Electron Devices Meeting* pp. 14.3.1–14.3.4.
- Rauch, S. E. (2002). The statistics of nbti induced vt and  $\beta$  mismatch shifts in pmosfets, *IEEE Trans. on Device Material Reliability* pp. 89–93.
- Rauch, S. E. (2007). Review and reexamination of reliability effects related to nbti-induced statistical variations, *IEEE Transactions on Device and Materials Reliability* Vol. 7(No. 4): 524–530.
- Reddy, V., Krishnan, A. T., Marshall, A., Rodriguez, J., Natarajan, S., Rost, T. & Krishnan, S. (2002). Impact of negative bias temperature instability on digital circuit reliability, *IEEE International Reliability Physics Symposium* pp. 248–254.
- Reisinger, H., Blank, O., Heinrigs, W., Muhlhoff, A., Gustin, W. & Schlunder, C. (2006). Analysis of nbti degradation- and recovery- behavior based on ultra fast vt-measurements, *IEEE International Reliability Physics Symposium Proceedings* pp. 448–453.
- Rosa, G. L., Ng, W. L., Rauch, S., Wong, R. & Sudijono, J. (2006). Impact of nbti induced statistical variation to sram cell stability, *IEEE International Reliability Physics Symposium Proceedings* pp. 274–282.
- Sakurai, T. & Newton, A. R. (1990). Alpha-power law mosfet model and its application to cmos logics, *IEEE Journal of Solid-State Circuits* Vol. 25(No. 2): 584–594.
- Schroder, D. K. & Babcock, J. A. (2003). Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing, *Journal of Applied Physics* Vol. 94(No. 1): 1–18.

- Shen, C., Li, M. F., Foo, C. E., Yang, T., Huang, D. M., Yap, A., Samudra, G. S. & Yeo, Y. C. (2006). Characterization and physical origin of fast  $v_{th}$  transient in nbt of pmosfets with sion dielectric, *IEEE International Electron Devices Meeting* pp. 12.5.1-.
- Vattikonda, R., Wang, W. & Cao, Y. (2006). Modeling and minimization of pmos nbt effect for robust nanometer design, *ACM/IEEE Design Automation Conference* pp. 1047-1052.
- Wang, W., Reddy, V., Krishnan, A. T., Vattikonda, R., Krishnan, S. & Cao, Y. (2007). Compact modeling and simulation of circuit reliability for 65nm cmos technology, *IEEE Transactions on Device and Materials Reliability* Vol. 7(No. 4): 509-517.
- Zhao, W. & Cao, Y. (2006). New generation of predictive technology model for sub-45nm early design explorations, *IEEE Tran. on Electron Devices* Vol. 53(No. 11): 2816-2823. [http://www.eas.asu.edu/~sim\\$ptm](http://www.eas.asu.edu/~sim$ptm).



## **Solid State Circuits Technologies**

Edited by Jacobus W. Swart

ISBN 978-953-307-045-2

Hard cover, 462 pages

**Publisher** InTech

**Published online** 01, January, 2010

**Published in print edition** January, 2010

The evolution of solid-state circuit technology has a long history within a relatively short period of time. This technology has led to the modern information society that connects us and tools, a large market, and many types of products and applications. The solid-state circuit technology continuously evolves via breakthroughs and improvements every year. This book is devoted to review and present novel approaches for some of the main issues involved in this exciting and vigorous technology. The book is composed of 22 chapters, written by authors coming from 30 different institutions located in 12 different countries throughout the Americas, Asia and Europe. Thus, reflecting the wide international contribution to the book. The broad range of subjects presented in the book offers a general overview of the main issues in modern solid-state circuit technology. Furthermore, the book offers an in depth analysis on specific subjects for specialists. We believe the book is of great scientific and educational value for many readers. I am profoundly indebted to the support provided by all of those involved in the work. First and foremost I would like to acknowledge and thank the authors who worked hard and generously agreed to share their results and knowledge. Second I would like to express my gratitude to the InTech team that invited me to edit the book and give me their full support and a fruitful experience while working together to combine this book.

### **How to reference**

In order to correctly reference this scholarly work, feel free to copy and paste the following:

Wenping Wang, Vijay Reddy, Varsha Balakrishnan, Srikanth Krishnan and Yu Cao (2010). Statistical Prediction of Circuit Aging under Process Variations, Solid State Circuits Technologies, Jacobus W. Swart (Ed.), ISBN: 978-953-307-045-2, InTech, Available from: <http://www.intechopen.com/books/solid-state-circuits-technologies/statistical-prediction-of-circuit-aging-under-process-variations>

# **INTECH**

open science | open minds

### **InTech Europe**

University Campus STeP Ri  
Slavka Krautzeka 83/A  
51000 Rijeka, Croatia  
Phone: +385 (51) 770 447  
Fax: +385 (51) 686 166  
[www.intechopen.com](http://www.intechopen.com)

### **InTech China**

Unit 405, Office Block, Hotel Equatorial Shanghai  
No.65, Yan An Road (West), Shanghai, 200040, China  
中国上海市延安西路65号上海国际贵都大饭店办公楼405单元  
Phone: +86-21-62489820  
Fax: +86-21-62489821

© 2010 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the [Creative Commons Attribution-NonCommercial-ShareAlike-3.0 License](#), which permits use, distribution and reproduction for non-commercial purposes, provided the original is properly cited and derivative works building on this content are distributed under the same license.