3

Fabrication of InGaN-Based Vertical Light Emitting Diodes Using Electroplating

Jae-Hoon Lee¹ and Jung-Hee Lee²

¹GaN Power Research Group, R&D Institute, Samsung LED Company Ltd., Suwon, Korea
²Electronic Engineering & Computer Science, Kyungpook National University, Daegu, Korea

1. Introduction

Group III-nitride semiconductors and their ternary solid solutions are very promising as the candidates for both short wavelength optoelectronics and power electronic devices (Nakamura et al. 1997; Nakamura et al. 1995; Lee, et al. 2010; Youn, et al. 2004). The AlGaN/GaN heterostructure field effect transistors (HFETs) have a great potential for future high-frequency and high-power applications because of the intrinsic advantages of materials such as wide bandgap, high breakdown voltage, and high electron peak velocity (Smorchkova et al. 2000). Major developments in wide-gap III-nitride semiconductors have led to commercial production of high-brightness light emitting diodes (LEDs). The InGaN-based LEDs have already been extensively used in full-color displays, traffic displays, and other various applications such as projectors, automobile headlights, and general lightings. In particular, white LEDs based on InGaN/GaN quantum well heterostructure are regarded as the most promising solid-state lighting devices to replace conventional incandescent or fluorescent light. It is required, however, to reduce the high dislocation density due to large lattice mismatch between GaN epitaxial layer and sapphire substrate and to increase the light extraction efficiency for fabricating high-performance LEDs. Epitaxial lateral overgrowth (ELOG) or pendeo epitaxy (PE) has been used to partially overcome the problems (Sakai et al. 1997; Zheleva et al. 1997). Although the ELOG and PE process can dramatically decrease dislocation density, the related growth process is complicated and time consuming. Recently, it has been reported that one can not only reduce the threading dislocation density in GaN films, but also enhance the light extraction efficiency by using patterned sapphire substrate (PSS) (Yamada, et al. 2002; Tadatomo, et al. 2001; Wuu, et al. 2006). The PSS technique has attracted much attention for its high production yield due to the single growth process without any interruption. Future demands for these and more advanced applications will require higher light output with lower power consumption. The refractive index of nitride films (n = 2.4) is higher than that of air (n = 1) and sapphire substrate (n = 1.78). The critical angle of the escape cone is about 23°, which indicates that about only 4% of the total light can be extracted from the surface (Huh, et al. 2003). Most of the generated lights in the active layer is absorbed by the electrode at each reflection and gradually disappear due to total internal reflection. In order to improve the light extraction efficiency, it is very important to find the escape cone which the photons generated from LEDs experience multiple opportunities. Several previous works have reported that one can increase the light extraction efficiency of
nitride-based LEDs by roughening the sample surface. However, the surface texturing is difficult in conventional LED because the p-GaN top layer being too thin for texturing and the sensitivity of p-GaN to plasma damage and electrical deterioration. It is also well known that poor heat dissipation has been the main problem in the development of high-power InGaN/sapphire LEDs. For a conventional nitride-based LED, the generated heat is dissipated through the path from sapphire to silver paste and then to heat sink. The poor thermal conductivities of sapphire (∼35 W/mK) and silver paste (2-25 W/mK) limit heat flow and dissipation, resulting in increased junction temperature of the device due to Joule heating at the p-n junction. Recently, high efficiency GaN-based LEDs was fabricated using the laser lift-off (LLO) technique (Fujii, et al. 2004; Wang, et al. 2005; Wang, et al. 2006). The LLO process can enhance the light output power, the operating current and the heat sink of fabricated vertical type LED (VT-LED). The other advantage of VT-LED is room for roughening top surface compared to conventional lateral LED. It has been reported to produce a roughened VT-LED surface with conlike feature and microns arrays using photoelectrochemical etching and plasma etch process, respectively. However, since these approaches involve difficult and complicated fabrication process, improvement is still required for higher device performance.

In this work, we have proposed a new method utilizing surface texture of vertical type LEDs by using cone-shape patterned sapphire substrate (CSPSS) for the purpose of increasing extraction efficiency (Lee, et al. 2006; Lee, et al. 2008; Lee, et al. 2009). Compared to conventional roughening process, the proposed method is simple and highly reproducible due to forming patterns neatly designed on sapphire before GaN growth. In this chapter, firstly the history and important properties of the group III-nitrides is briefly reviewed, then the fabrication of the InGaN-based VT-LED was presented, finally a conclusion is drawn.

2. Evolution of III-nitride materials

GaN was first created in 1932 by Johnson at the University of Chicago by reacting ammonia gas with solid gallium at temperature of 900-1000°C (Johnson et al. 1932). The GaN synthesis technique was also used to study the crystal structure and lattice constant by Juza in 1938 and to study the photoluminescence spectra by Grimmeiss in 1959 (Juza, et al. 1938; Grimmeiss, et al. 1959). Maruska and Tietjen deposited the first large area GaN layers on sapphire in 1969 using vapor-phase transport in chlorine (Maruskam, et al. 1969). This earliest research on GaN was directed at understanding the properties of the material and learning how to design the material for specific uses. All the early GaN was very conductive as grown, and it was realized that these crystals were n-type with high carrier concentration owing to the highly defective nature of the crystal (Pankove, 1997). Because the work on GaN had early been focused on its potential for optical sources, p-type GaN was required in order to make p-n junction emitters, so much effort was focused in this area. Pankove et al. were successful in fabricating the first blue GaN LED (Pankove, et al. 1972). It was as metal/insulating GaN:Zn/n-GaN (MIS) diode. The n-GaN layers contained different concentration of Zn. The wavelength of the emitted light depended on the Zn concentration. Until the late 1970s the quality of GaN was not very good. The results of optical and electrical measurements were not reproducible. Yoshida et al. deposited an AlN buffer layer to overcome the nucleation problems of GaN grown directly on a sapphire substrate in 1983 (Yoshida, et al. 1983). This buffer layer technique was very effective in improving the overall material quality on sapphire. The two-step method was investigated and perfected by Akasaki, Amano and co-worker in 1988/1989 (Amano, et al. 1986). In the first step a thin
buffer layer of AlN is grown on the sapphire substrate at a low temperature of ~ 500°C. The GaN layer is grown on the buffer layer. This importance accomplishment allowed GaN to be grown with much higher crystal quality than was previously available. The world wide attention on the research of group III-Nitrides were stimulated by the success in the material quality improvement with low temperature GaN nucleation layer by Nakamura in the early 1990’s and later by the success in blue LEDs and LDs by Nakamura, leading toward the fundamental understanding of group III-Nitride material system (Nakamura, 1991; Nakamura, et al. 1996). The GaN-based FETs were also fabricated about the same time, i.e., in 1993 (Khan, et al. 1993). Fabrication of a heterostructure bipolar transistor using p-type 6H SiC as the based and n-type GaN as the emitter was reported in 1994 (Pankove, et al. 1994). Metalorganic chemical vapor deposition (MOCVD) has been the most popular growth technique for nitride growth and has been the choice for several electronic and optoelectronic devices such as HEMTs, HBTs, LEDs, and LDs.

2.1 Important properties of III-nitride materials

The III-nitride group of materials includes GaN, AlN, InN, and their alloys. The bandgap of the nitride group of materials is direct and have different band gaps ranging from 6.2 eV for AlN down to 0.7 eV for InN. This gives a tremendous optical range for III-nitride materials, from yellow to ultraviolet. The large bandgap and strong termodynamical stability of the III-nitride material system point to promising high power and high-temperature electronic device applications. Nitride materials are also extremely resilient to harsh chemical environments, giving the possibility for use in environments where the more traditional III-V materials are unable to perform. The most thermodynamically stable form of the nitride materials is the wurtzite or hexagonal form. This result in the familiar hexagonal close pack (HCP) model of alternating planes of Ga and N atoms stacked in an ABABAB sequence. The crystal planes in the wurtzite system are given using the Miller-Bravis index system of [ijkl] with k = -(i + j). Further detail on HCP and hexagonal crystal notation can be found in the classic textbook “Introduction to Solid State Physics” by Charles Kittel (Kittel, 1995). Nitrides can also be forced to grow in a zincblend form by using cubic substrates such as (001) Si and GaAs. The stacking sequence in this case is ABCABC. However, although the electrical properties of cubic III-nitrides are in theory expected to be better than for hexagonal GaN, in practice cubic III-nitrides are generally not as high quality as the wurtzite form and often contain a mixture of both cubic and wurtzite phases (mixed phase). The structural properties of the cubic nitrides can be found in Ref (Gil, 1998).

The most common substrate for GaN epitaxial growth is sapphire. It was the substrate used during the first attempts at GaN epitaxy during the late 1960’s and has remained as the leading choice to this day. The attraction to sapphire for GaN epitaxy stems from its high melting point, chemical stability, availability of large wafer sizes, very high quality crystals, and low wafer cost. However, sapphire has a large lattice and thermal mismatch with GaN, leading to high defect density (~10^9/cm^2) in the GaN film and limiting the maximum layer thickness to less than 10 μm. In addition, the low thermal conductivity of sapphire limits heat dissipation through the substrate, imposing severe limits for power devices on this substrate. Despite these difficulties, sapphire remains as leading candidate for basic of III-nitride epitaxy due to wide availability and low cost. In the case of growth on c-plane sapphire, a 30° rotation around the c axis occurs for GaN Epitaxy, resulting in an effective
lattice constant that is $1/\sqrt{3}$ less than a sapphire. The resulting lattice mismatch is $\sim 13\%$. In addition, on c-plane sapphire, the thermal expansion mismatch is -$25.5\%$.

Table 1 lists some of the common electronic properties of the III-nitride group of materials (for comparison, properties of Si, GaAs, and SiC are also included) (Levinshtein, et al. 2001). As can be seen, both SiC and the nitride group have larger bandgap energy than either Si or GaAs. The larger bandgap and high breakdown field of these materials allow SiC and Nitride based electronic devices to operate at higher temperatures and higher powers than Si or GaAs based devices. In addition, while SiC has a badgap near that of GaN, the III-nitrides group has three distinct advantages over SiC devices. First, the nitride groups of materials have direct transition bandgap, allowing for use in optical devices such as lasers and LEDs. Secondly, the nitride group has the availability of ternary (AlGaN, InGaN) and quaternary (AlInGaN) compounds leading to a more versatile bandgap range ($0.7$~$6.2$) than SiC alone and allowing for bandgap engineering in both optical and electronic application. Finally, the nitride ternary and quaternary compounds can be used for heterojunction

<table>
<thead>
<tr>
<th>Material</th>
<th>Bandgap (eV)</th>
<th>Lattice constant (Å)</th>
<th>Lattice mismatch with GaN(%)</th>
<th>Thermal Conductivity at 300K (W/cmK)</th>
<th>Thermal expansion coeff. ($10^{-6}$/K)</th>
</tr>
</thead>
<tbody>
<tr>
<td>AlN</td>
<td>6.2</td>
<td>a=3.112 c=4.982</td>
<td>2.48</td>
<td>2.0</td>
<td>4.2 5.3</td>
</tr>
<tr>
<td>GaN</td>
<td>3.44</td>
<td>a=3.1891 c=5.1855</td>
<td>0</td>
<td>1.3</td>
<td>5.59 3.17</td>
</tr>
<tr>
<td>InN</td>
<td>0.7</td>
<td>a=3.548 c=5.7034</td>
<td>-10.12</td>
<td>0.8</td>
<td>5.7 3.7</td>
</tr>
<tr>
<td>6H SiC</td>
<td>3.03</td>
<td>a=3.081 c=15.117</td>
<td>3.51</td>
<td>4.9</td>
<td>4.2 4.68</td>
</tr>
<tr>
<td>Al₂O₃</td>
<td>9.0</td>
<td>a=5.431 c=12.982</td>
<td>13.9</td>
<td>0.3</td>
<td>7.5 8.5</td>
</tr>
<tr>
<td>Si</td>
<td>1.12</td>
<td>a=5.431</td>
<td>-16.96</td>
<td>1.3</td>
<td>3.9</td>
</tr>
<tr>
<td>GaAs</td>
<td>1.42</td>
<td>a=5.653</td>
<td>-20.22</td>
<td>0.5</td>
<td>6.7</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Material</th>
<th>Electron mobility (cm²/Vs)</th>
<th>Hole mobility (cm²/Vs)</th>
<th>Saturated drift velocity ($10^{7}$cm/s)</th>
<th>Breakdown field (MV/cm)</th>
<th>Melting Point(℃)</th>
</tr>
</thead>
<tbody>
<tr>
<td>AlN</td>
<td>135</td>
<td>14</td>
<td>1.4</td>
<td>4-12</td>
<td>3124</td>
</tr>
<tr>
<td>GaN</td>
<td>300-1000</td>
<td>&lt;200</td>
<td>2.5 (calc) 2.0 (exp)</td>
<td>5.0</td>
<td>2518</td>
</tr>
<tr>
<td>InN</td>
<td>1000-1900</td>
<td>-</td>
<td>2.5</td>
<td>5.0</td>
<td>1873</td>
</tr>
<tr>
<td>6H SiC</td>
<td>400</td>
<td>50</td>
<td>2.0</td>
<td>3-5</td>
<td>&gt;2000</td>
</tr>
<tr>
<td>Al₂O₃</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>2015</td>
</tr>
<tr>
<td>Si</td>
<td>1500</td>
<td>450</td>
<td>1.0</td>
<td>0.3</td>
<td>1412</td>
</tr>
<tr>
<td>GaAs</td>
<td>8500</td>
<td>400</td>
<td>1.0</td>
<td>0.4</td>
<td>1240</td>
</tr>
</tbody>
</table>

Table 1. Crystal and electrical properties of III-nitrides, SiC, Si and GaAs (Kittel, 1995; Gil, 1998; Levinshtein, et al. 2001).
Fabrication of InGaN-Based Vertical Light Emitting Diodes Using Electroplating

(HFET, HBT) and quantum well based devices. SiC does not have any alloys systems, relegating use of SiC to native oxide based devices (MOSFETs). As seen in Table 1, the undoped electron and hole mobility of the III-nitrides and SiC are relatively low compared to Si and GaAs. The electron mobility for unintentionally doped (UID) single GaN layers on either sapphire or SiC average about 300~400 cm²/Vs. Undoped mobility in these materials are normally limited by defect related scattering of defect hoping (Ng, et al. 1998). The highest reported mobility for MOCVD grown GaN was ~ 900 cm²/Vs (Nakamura, et al. 1997). The maximum calculated phonon-limited mobility in GaN is ~1350 cm²/Vs for electrons and ~200 cm²/Vs for holes (Look, et al. 2001). Light n type doping of GaN (~1 \times 10^{17}/cm³) results in improved mobility due to screening of dislocations and decreased defect-related conductivity. Further doping of the material leads to mobility degradation due to ionized impurity scattering. It should be noted that much higher mobility is possible (1500~2000 cm²/Vs) in GaN heterostructures by forming a high mobility two dimensional electron gas (2DEG) channel. Another important property for high frequency operation is the saturation electron drift velocity. This parameter gives the average electron velocity at high electric fields. The high saturated drift velocity of III-nitrides leads to applications at high frequencies than can be achieved from Si. As seen in Table 1, the calculated value of GaN electron velocity is 2.5 \times 10^7 cm/s, although experimental evidence is closer to 2.0 \times 10^7 cm/s (Wraback, et al. 2000) in bulk GaN and near 1.0 \times 10^7 cm/s for sub-micron HFET devices (Ridley, et al. 2004). The discrepancy between theory and experimental velocity saturation was accounted for in bulk GaN as due to high defect density not accounted for in theory and in case of HFET devices as due to hot carrier effects. In addition, the wide bandgap and high breakdown field give the possibility or nitride application at both high-frequency and much higher power levels than Si or traditional III-V materials.

3. Fabrication of InGaN-based vertical type light emitting diodes

The epitaxial layers were grown both on CSPSS and conventional sapphire substrate (CSS) by using a metal organic chemical vapour deposition (MOCVD). Figure 1 shows a schematic layer structure and procedure of fabricated VT-LEDs employing selective Ni electroplating and LLO techniques. The LED structure consists of an undoped GaN layer, a Si-doped n-GaN layer, five layers of InGaN/GaN multiple quantum well (MQW), and an Mg-doped p-GaN layer. The grown sample was patterned with 230 \times 640 \, \mu m² size by a standard photolithographic process. The full mesas were defined by ICP-RIE from p-GaN to sapphire bottom to prevent GaN film from breaking due to different stress between sapphire and GaN film for LLO process. A metal scheme of Ni/Ag/Pt was deposited onto the p-GaN top surface to serve as p-ohmic contact and reflector metal. A TiW and Ti/Au layers were subsequently deposited as a barrier layer and an adhesive layer for the nickel electroplating. To sustain the remaining thin LED structure after the removal of sapphire substrate, the thickness of a nickel layer is around 80 \, \mu m. To remove the sapphire substrate, a 248 nm KrF excimer laser with pulse width of 25 ns was used for LLO process. Finally, n-contact pad region was defined by ICP-RIE to expose the n-GaN layer and Cr/Au layer was then deposited on n-GaN without additional semitransparent contact layer. For the characterization of the surface morphology of the grown layers, we used a scanning electron microscope (SEM). The crystal quality of the grown films was investigated by both X-ray diffraction (XRD) and transmission electron-microscopy (TEM). The output power of the fabricated VT-LEDs was measured under DC bias at room temperature.
Fig. 1. Schematic layer structure (a) and procedure of fabricated VT-LEDs employing selective Ni electroplating and LLO techniques. (b) p-GaN ohmic contact/mirror layer and Ni electroplating processing, (c) Samples at the LLO processing stage. (b) Samples at the n-GaN ohmic contact processing.

3.1 GaN film on patterned sapphire substrate

Figure 2 shows a scanning electron microscope (SEM) image of the fabricated CSPSS process. The preparation of the CSPSS is as follows [Lee, et al. 2008]. After a photoresist (PR) with 3.5-μm thickness had been coated on a c-plane (0001) sapphire substrate, the PR was patterned first to be a rectangular shape [Fig. 2(a)] with different interval and reflowed during a hard-baking process at 140 °C to make a cone shape as shown in Fig. 2(b). The
sapphire substrate was then etched by using inductively coupled plasma reactive ion etching employing reactive Cl\textsubscript{2} gas. The diameter and interval of each cone-shaped pattern were 3 and 1 \( \mu \text{m} \), respectively. The height of the cone shape was about 1.5 \( \mu \text{m} \). The epitaxial layers were grown both on CSPSS and conventional sapphire substrate (CSS) by MOCVD. In the initial stage of the growth on CSPSS, the GaN layer starts to grow only on the etched flat basal sapphire surface, quite differently from the growth mode on the conventional PSS, because there is no preferential growth plane on the cone-shape-patterned region. Similarly to the ELOG, this selective growth on CSPSS prevents the dislocation generated during the initial stage of the growth from propagating further into the patterned area when the growth proceeds laterally toward the cone region, decreases the dislocation density, and hence improves the crystal quality of the grown film.

![Fig. 2. SEM images of the fabricated CSPSS process. (a) PR patterning, (b) reflow process, (c) fabricated CSPSS.](image)

The time evolution of interference micrographs for a GaN surface grown on a CSPSS is shown in Fig. 3, i.e., after the growth of the initial buffer layer at low temperature [Fig. 3(a)], after temperature ramping (annealing the buffer layer) [Fig. 3(b)], and after 10- and 30-min growth of the epitaxial layer [Fig. 3(c) and (d)]. In general, the III-nitride layer preferentially grows on the (0001) crystallographic c-plane of a sapphire substrate. Although there is no growth plane in the cone-shape-patterned region, the low-temperature GaN amorphous buffer layer is well formed on the plane and patterned sapphire region as shown in Fig. 3(a).
When the temperature increases from low temperature (550 °C) to high temperature (1020 °C) in the ramping stage of the growth, the random recrystallized GaN islands are formed on the etched flat basal sapphire surface, which is similar to a typical growth mode on the CSS. In the cone-shape-patterned region, however, the larger regular GaN islands are formed on the six corners of a hexagon-shaped cone as shown in Fig. 3(b), which explains that Ga species tend to migrate from the top region of the cone surface to the bottom region of the cone as increasing temperature (Simeonov, et al. 2006; Sugiura, et al, 1997; Sumiya, et al. 2003). In the initial stage of the high-temperature growth on the CSPSS, therefore, the coalescence starts on the etched flat basal sapphire surface, indicating that the growth mode on the CSPSS is considerably different from that on the conventional PSS such as stripe, hexagonal, or rectangular geometry. As expected, the growth of GaN on the CSPSS was only initiated from the etched basal surface with the (0001) crystallographic plane because there was no growth plane in the cone-shape patterned region as shown in Fig. 3(c). As the growth proceeds, the growth also laterally propagates toward the peak of the cone as shown in Fig. 3(d). This lateral growth greatly decreases the dislocation density in the grown film, similarly to the ELOG mode. This also enables reducing the time required in obtaining a smooth growth surface over the patterned region, compared to that for those grown on a conventional PSS, where the growth starts both on the etched and nonetched regions at the same time as shown in Fig. 4. Figure 5 (a) shows the cross-sectional TEM images under g = 0002 two-beam condition of the interface region between the CSPSS and a GaN layer grown on it, demonstrating that the ELOG-like mode on the CSPSS effectively suppresses the
propagation of dislocation into the cone region, even though many dislocations were observed in the film grown on the basal plane of the sapphire. This reduction of dislocation was also confirmed by performing a cathodoluminescence (CL) measurement at room temperature as shown in Fig. 5(b, c). In bright regions, a radiative process dominates over a nonradiative process because of the lower density of structural defects. The dark spot density in the film grown on a CSS is roughly estimated to about $7 \times 10^8 \text{ cm}^{-2}$. Apparently, the dark spot density in the film grown on a CSPSS was decreased to about $2 \times 10^8 \text{ cm}^{-2}$ in number.

![Fig. 4. Schematic view of the planarization of GaN grown on the conventional PSS and on the proposed CSPSS.](image)

![Fig. 5. TEM image (a) of a film grown on a CSPSS and CL image of (b) film grown on a CSS and (c) film grown on a CSPSS.](image)

### 3.2 Characteristics of GaN films on CSPSS

Room temperature photoluminescence (PL) spectra for both InGaN/GaN samples grown on CSS and CSPSS are shown in Fig. 6. The band-edge emission intensity of the sample grown CSPSS was about four times higher in magnitude than that of the sample grown on CSS. The full width half maximum (FWHM) values of samples grown on CSS and CSPSS are 19 and 17
Fig. 6. PL measurements of InGaN/GaN films grown on a CSS and a CSPSS.

Fig. 7. Wafer bowing of films grown on CSS and CSPSS.
nm, respectively. In conjunction with a considerable enhancement in emission intensity and FWHM in PL, it is clear that the crystal quality of the film grown on CSPSS is improved. The typical corresponding spectral PL peak wavelength from the InGaN/GaN MQWs was shifted from 448 nm for film grown on CSS to 451 nm for film grown on CSPSS. In our previous work (Lee, et al. 2008), we reported that the surface geometry of CSPSS may be adequate for the easy relaxation of compressive strain during the growth on sapphire. The lattice constant c of films grown on CSPSS is very close to lattice constant of the bulk GaN of 5.185 Å, while the lattice constant of the GaN film grown on CSS exhibits a relatively large lattice constant. The slight red shift in PL for the film grown on CSPSS is due to the reduced band-gap energy which is caused by the decreased lattice constant c. The reduction of compressive stress in the films grown on CSPSS was also confirmed by thin film stress measurement using FLX-2320S as shown in Fig. 7. The bowing and stress of the 5.12 μm-thickness film grown on CSS were 34 μm and -437 Mpa with sapphire Young’s modulus of 4.08 MPa. On the other hand, the values were reduced to 28 μm and -364 Mpa for the film with thickness of 5.48 μm grown on CSPSS. Consequently, the ELOG-like mode for the GaN layer grown on CSPSS results in less lattice mismatch and incoherency between the GaN layer and the sapphire substrate.

3.3 Role of electroplating

High power GaN-based LEDs are essential for next-generation lighting applications. Essentially, maintain the effective power conversion efficiency (λ=Po/Pe, i.e., the ration of the light output power Po to the electrical power Pe) at a high injection current density is the key to boost their development. However, it is inevitable that the excessive Joule heating from the inherent parasitic resistance and current crowding due to the insulating sapphire substrate in the operation region would eventually decrease radiative recombination efficiency and in turn decrease light output power conversion efficiency. To resolve this situation, the use of a metallic substrate with laser lift-off technology to realize VT-LEDs has been proposed and has attracted much attention (Fujii, et al. 2004; Wang, et al. 2005; Wang, et al. 2006).

3.4 Patterned Ni electroplating

The electroplating process was conducted under a current of around 1.65A with the plating solution kept at about 55 ºC, which contains nickel sulphate, nickel chloride, boric acid, water, and some additives to improve surface roughness. The growth rate of nickel layer is about 1000 nm/min. Our experimental results reveal that a nickel layer with a thickness of about 60-80 μm is mechanically strong enough to sustain stress after the removal of sapphire substrate. Figure 8 shows the bowing of film after normal Ni electroplating. The curvature of the bowing increases as thickness of Ni electroplating is increases. This is because the residual compressive stress in the GaN layer, caused by different thermal expansion coefficients between the GaN film and the Ni electroplating substrate. Therefore, the appropriate condition of electroplating is required to prevent the bowing of film. To obtain a flat surface, a patterned Ni electroplating was proposed. Figure 9 shows the schematic view of patterned Ni electroplating. The stress between the GaN and the Ni electrode films was released by using the patterned electroplating through thicker photo resistor (PR), which is resulted in flat film as shown in Fig. 9 (b).
Fig. 8. The bowing of films after normal Ni electroplating.

![Image](image1.png)

Fig. 9. Proposed patterned Ni electroplating (a) schematics of patterned Ni electroplating, (b) The bowing of films after patterned Ni electroplating.

(a) ![Image](image2.png) (b) ![Image](image3.png)

3.5 Concaved surface transfer after Laser lift-off

Figure 10 shows the formation of concaved surface transferred from CSPSS after LLO. To remove the sapphire substrate, a 248 nm KrF excimer laser with a single pulse of 25 ns. The incident laser fluence was set to a value of about 0.75 J/cm² which was based on our earlier established threshold laser fluence by taking into account the attenuation of sapphire and the reflection in the sapphire/GaN interface. The laser beam with a size of 1 mm × 1 mm was incident from the polished backside of the sapphire substrate into the sapphire/GaN interface to decompose GaN into Ga and N₂. Figure 10 (b), (c) show the SEM images of top surface of CSPSS substrate and removed GaN films after the LLO process. A finite amount of Ga residues appears on the top surface of the GaN and CSPSS substrate. The remaining Ga droplets on the transferred GaN surface were removed by a wet chemical etching using diluted HCl:H₂O (1:2) solution for 1 min. Figure 10 (d) shows the SEM photographs of top surface of removed GaN after the LLO process.
Fabrication of InGaN-Based Vertical Light Emitting Diodes Using Electroplating

3.6 Surface treatment for higher extraction efficiency

Figure 11 (a) shows the SEM image of the top surface of the concavely patterned undoped-GaN layer after LLO process, transferred from the original CSPSS, with a uniform depth and size. The effective surface area of concavely patterned surface of VT-LED increased to about 50% compared to that of planar surface VT-LED. The number of the based circle was calculated at about 10,000 based on the interval of ~1 μm and diameter of ~4 μm in 230 × 640 μm² device size (the device is covered with concave pattern about 75% in whole area). This concavely patterned structure reduces also the total internal reflection of the generated light in the active region of the LED and effectively scatters the light outward. For an additional efficiency improvement, concavely patterned surface was further roughened to nano-size dot by etching in 2 M KOH electrolyte at 85 °C for 7 min and 15 min, as shown in figure 11(b), (c), respectively. Although circular holes were generated from the initial CSPSS, the chemical etch revealed hexagonal-shaped holes. This is a result of the hexagonal crystal structure of wurtzite GaN. Especially, the concave region shows an open hexagonal inverted pyramid form which is defined by the six {10-1-1} planes.
Fig. 11. SEM images of the top surface morphology removed GaN before (a) and after an etching time of 7 min (b) and 15 min (c) in 2M KOH at 85°C, respectively.

3.7 Chip separation using femtosecond laser scribing

Figure 12 shows schematics of a typical heat distribution in the substrate when the substrate is exposed to a focused long pulse and ultra fast short pulse laser beam. As the long pulse laser hits the substrate, the heat generated by the laser power greatly increases the temperature in the vicinity of the focused laser beam spot, locally melting the substrate, and further diffuses away into the material during the pulse duration, because the duration of laser pulse is longer than the heat diffusion time [Liu, et al. 1997; Lee, et al. 2010]. Therefore, the scribing speed is slower and fairly large amount of material droplet remains. However, when an ultrafast laser beam is used for the scribing, which is quite different from those of the long pulse laser beam. As the pulse widths decrease, the laser power intensity easily reaches hundreds of terawatts per square centimeter at the focused beam spot. The heat-affected volume is much smaller because the duration of the laser pulse is shorter than the heat diffusion time. Therefore, the scribing speed is faster and there is no damage.
Fig. 12. Schematics of a typical heat distribution in the substrate when the substrate is exposed to a focused long pulse (a) and ultra fast short pulse (b) laser beam. (c) SEM images of the surface of Ni plating substrate after scribing with both nanosecond and femtosecond laser scribing in the same scribing time. (d) Chip separation by using femtosecond laser scribing process.

Figure 12 (c) shows SEM images of the surface of Ni plating substrate after scribing with both nanosecond and femtosecond laser scribing in the same scribing time. The scribing depth of femtosecond laser scribing showed a nearly sevenfold increase compared to that of nanosecond laser scribing. The fabricated VT-LEDs with $230 \times 640 \mu m^2$ size were separated by backside femtosecond laser scribing process as shown in Fig. 12 (d).

### 3.8 Characteristic of fabricated V-T LED

Figure 13 shows the current-voltage (I-V) characteristics of the fabricated VT-LED with the concavely patterned shape surface. Relatively low forward voltage ($V_f = 3.2$ V) was observed at 20 mA operating current, with a very low reverse leakage current of $-4$ nA at $-5$ V. The insert of Fig. 13 shows the fabricated VT-LED with concave-patterned surface and the top view emission image under a driving current of 20 mA. Although it has a long length and the very small n-contact area for application of sideview LED in cellular phone, the current spreading reveals uniform over the total area. Due to a high electron mobility and conductivity...
Fig. 13. I-V characteristics of the typical VT-LED. The top view emission images under a driving current of 20 mA in the inset.

Fig. 14. Light output power of planar surface VT-LEDs and concavely patterned surface VT-LED before and after additional chemical etching in KOH, respectively.
of the n-GaN, the injected electron spreads well in the n-GaN layer without a semitransparent contact layer. Figure 14 shows the light output power as a function of injection current for these four VT-LEDs. The total output power of the devices were measured by using sideview PKG without phosphor to collect the light emitted in all directions from the LEDs. All luminous intensity (L-I) curves showed the slow-saturated characteristics up to 200 mA in relatively small chip size. Because of the higher thermal conductivity of nickel compared to sapphire, these devices are advantageous for high power operation. It should be noted that the output power at 20 mA was estimated to be 1.7, 3.8, 4.5, and 4.3 mW for a planar surface VT-LEDs, concavely patterned surface VT-LED before and after additional chemical etching in KOH, respectively. As compared with the output power for a planar surface VT-LED, the concavely patterned surface VT-LED using HPS plus KOH etching (7 min) resulted in an increase of output power by a factor of 2.7. This significant enhancement in output power could be attributed to the increase of the extraction efficiency, resulted from the increase in photon escaping probability due to enhanced light scattering at the concavely patterned and roughened surface with random nano-size dot.

4. Conclusion

In conclusion, The ELOG-like growth mode on the CSPSS effectively suppresses the probability of dislocation propagation into the cone region and hence greatly improves the crystal quality of the GaN films. The FWHM measured with asymmetric (102) rocking curves decreased from 338 arcsec for InGaN/GaN sample grown on CSS to 225 arcsec in the InGaN/GaN sample grown on CSPSS. To enhance light extraction efficiency, the use of a CSPSS is promising for the cost-effective production of better performing VT-LEDs. The output power of VT-LEDs with a concavely patterned surface is about 3.8 mW at a forward current of 20 mA, which is about 2.2 times higher than the devices with a flat surface. This improvement in the performance of VT-LEDs is attributed to the increase in the escaping probability of photons from the corrugated LED surface as well as the use of metal substrate.

5. Acknowledgment

The author thanks Dr. Jeong-Wook Lee and Mr. In-Suck Choi, Samsung LED Co., LTD., for their useful discussions.

6. References


This book emphasizes on new applications of electroplating with consideration for environmental aspect and experimental design. Written by experienced experts from various countries, the authors come from academia and electroplating industrial players. Here, a very detailed explanation to the new application of the electroplating is followed by a solution of the environmental issue caused by the electroplating process and concluded by experimental design for optimization of electro deposition processes.

Coverage included:
- Preparation NiO catalyst on FeCrAl Substrate Using Various Technique at Higher Oxidation Process
- Electrochemical properties of carbon- supported metal nanoparticle prepared by electroplating methods
- Fabrication of InGaN-Based Vertical Light Emitting Diodes Using Electroplating
- Integration Of Electrografted Layers for the Metallization of Deep Through Silicon Vias
- Biomass adsorbent for removal of toxic metal ions from electroplating industry wastewater
- Resistant fungal biodiversity of electroplating effluent and their metal tolerance index
- Experimental design and response surface analysis as available tools for statistical modeling and optimization of electrodeposition processes

How to reference
In order to correctly reference this scholarly work, feel free to copy and paste the following:
