Chapter from the book *Nanowires - Implementations and Applications*
Downloaded from: http://www.intechopen.com/books/nanowires-implementations-and-applications

Interested in publishing with IntechOpen?
Contact us at book.department@intechopen.com
Growth and Characterisation of Ge Nanowires by Chemical Vapour Deposition

Chuanbo Li¹, Hiroshi Mizuta² and Shunri Oda¹

¹Quantum Nanoelectronics Research Center, Tokyo Institute of Technology, Tokyo, Japan
²School of Electronics and Computer Science, The University of Southampton, Highfield, Southampton, UK

1. Introduction

One-dimensional Ge/Si nanostructures have attracted much attention because of their potential applications in the design of novel electronic (Fan et al, 2006; Xiang et al, 2006; Liang et al, 2007; Hu et al, 2007), photonic (Holmes et al, 2000), battery (Chan et al 2008a; Chan et al 2008b) and sensing devices (Cui et al, 2001). For examples, due to their high mobility of electrons and holes, Ge nanowires show their promising application in high-speed field-effect transistor (Xiang et al, 2006; Liang et al, 2007). And, Ge nanowires are potentially useful for high-speed quantum computing due to the long decoherence time because of their predominance of spin-zero (Hu et al, 2007; Tyryshkin et al, 2006) nuclei and the advantage of a large excitonic Bohr radius in Ge (24.3 nm) allowing for quantum confinement to be observed in relatively large structures (Sun et al, 2007; Maeda et al, 1991) and at high temperatures. In order to realize these applications, controllable and high quality nanowires growths are important. Much attention has been paid to the growth of Ge nanowires(Lauhon et al, 2002; Greytak et al 2004; Kodambaka et al 2007). In most cases, the nanowires are grown in chemical vapour deposition (CVD) method visa vapor liquid solid (VLS) mechanism (He et al, 2006; Kamins et al, 2004; Fuhrmann et al, 2005; Allen et al,2008; Hannon et al, 2006), in which the formation of Ge-Au eutectic plays the most important role in the synthesis of nanowires. It has been clarified that the VLS mechanism dominates the axial growth of Ge nanowires. However, the radial growth of nanowires is easily ignored and there are only few papers to talk about it. And, the impacts of the surface conditions on the VLS (vapor-liquid-solid) synthesis of Ge nanowires are rarely discussed. Properly understanding it could help us engineer the growth of nanowires. In this chapter, the growth of Ge nanowires via CVD method will be discussed in detail. Vapor-solid-solid (VSS) growth mechanism is supposed to dominate the nanowire growth in a radial direction, which contributes to an increase in the diameter of nanowire. After the Au catalysts on the tip are consumed over a long growth time, the nanowire with a rough surface will be grown due to the selective VSS radial growth. The impacts of surface condition on the growth of Ge nanowires on Si (100) substrate will also be observed. On the SiO₂-terminated Si substrate, high-density Ge nanowires can easily be grown. However, it is more complex for the growth of Ge nanowires on H-terminated Si substrate. Due to Si
migration and formation of a native SiO$_2$ overlayer on the catalyst surface, it retards the growth of Ge nanowires. After removing this overlayer in the HF solution, high-density and well-ordered Ge nanowires are grown. Ge nanowires cross vertically and form two sets parallel nanowires array. It is found that nanowires grew along <110> directions.

Nanowires incorporating heterostructures offer numerous potential applications in nanoelectronics and photonics devices because of their narrow diameter allowing for efficient strain relaxation and the formation of epitaxial structures from lattice-mismatched materials. In this chapter, the growth of Si-Ge and Ge-Si nanowire heterostructures will also be discussed via chemical vapour deposition. Due to the influence of interface energy, differing topographies of the heterostructures were observed. On initially grown Ge nanowires, numerous Si nanowire branches were grown near the tip due to Au migration. However, on initially grown Si nanowires, high-density Ge nanodots were observed.

Here, we will also demonstrate the well position-controllable Ge nanowires grown on the SiO$_2$ substrate by combining top-down and bottom-up methods. To realize the practical applications of Ge nanowire on a large scale, one of the key challenges is to develop a convenient and parallel method to align bottom-up nanowires into complex patterns or structures. A “pick and place” method is most widely used for integrating nanowires. However, it lacks control of precision and repeatability, and easily induce contamination in the wires. It is expected to selectively grow nanowires directly onto desired areas of the substrate and in situ fabricate the nanowire devices. By optimizing the EBL process, Au patterns with a diameter of 10 nm were prepared by the lift-off method. The growth of Ge nanowires can be precisely controlled by adjusting the location of catalysts, which offers the possibility of in situ fabrication of nanowire devices.

2. VSS radial growth of Ge nanowires

All Ge nanowires were grown by using a low pressure CVD method at 300 - 350 °C with 10% GeH$_4$ precursors (in an atmosphere of hydrogen) under the total pressure of 5 torr. Au catalysts layers were evaporated by electron beam evaporation at room temperature on SiO$_2$ and H-terminated substrates.

![Fig. 1. (a), A SEM image of Ge nanowire at the initial growth stage grown at 300°C ; (b), A SEM image of Ge nanowires grown on the SiO$_2$ substrate at 300 °C for 20 min. The nanowires have a length of 1 μm and a diameter of 15~25 nm. (Li et al, 2009a ). ©American Institute of Physics.](www.intechopen.com)
At the initial growth stage, Ge nanowires only have a diameter of 5~10 nm, which are consistent with that of Au catalysts as deposited (Fig. 1(a)) (Li et al, 2008). However, with increasing the growth time, both the diameter and length of nanowires increase. As the scanning electron microscope (SEM) results shown in Fig. 1(b), the nanowires of 15~25 nm in diameter and 1 μm in length were grown at 300 °C for 20 min. Compared with the fast VLS growth rate in the axial direction, the growth rate in the radial direction, which contributes to an increase in the diameter of the nanowires, is much slower. There must be some other growth mechanisms instead of VLS to contribute to the nanowire growth in the radial direction. According to our control experiment results on the SiO$_2$ substrate, the chemical vapor deposition without the assistance of Au catalysts can be ignored. So we believe that the vapor-solid-solid (VSS) (Kodambaka et al 2007) growth mechanism should dominate the growth of nanowires in the radial direction.

As J. B. Hannon and his coworkers (Hannon et al, 2006) investigated before, there is gold migration on the surface of nanowires during the growth of nanowires. Some Au atoms will cover, wet and smooth the nanowire sidewalls. This gold migration on the nanowire surface will consume the Au droplets on the tip of nanowires, make the droplet size smaller and induce non-uniform diameter with the thicker bottom and thinner top as shown in Fig. 1(b). Clearly, some Au catalysts exist on the Ge nanowire surface. And the Au-Ge alloy will be formed on the Ge nanowire surface at growth temperature (300 °C).

![Fig. 2. A Au-Ge binary alloy diagram. Solid and dashed lines are the liquid lines for bulk material and nanoscale material respectively. Due to the size effects of nanoscale Au particles and nanowires, the liquid line in the binary alloy diagram has a downshift and Au-Ge alloy will have a lower eutectic temperature. (Li et al, 2009a). ©American Institute of Physics.](image)

However, compared with a large number of Ge atoms, the Au atoms on the surface of nanowires are much less. And the Au content in the Au-Ge binary alloy phase diagram (Kodambaka et al 2007 ) should be lower than their eutectic point (28%). Therefore the melting point of Au-Ge alloys on the nanowire surface is higher than both their eutectic temperature and growth temperature (300 °C) even though the melting point of the Au-Ge
alloy has a little downshift due to the size effect of the nanoscale Au catalyst (Adhikari et al., 2006; Buffat et al., 1976) as shown in Fig. 2. And the Au-Ge alloy at the nanowire surface is in solid state at 300 °C located somewhere on the dotted line in the phase diagram as shown in Fig. 2. So Ge atoms can only deposit on the Ge nanowire surface in the VSS mode with the assistance of Au catalyst to contribute to the increase of the nanowires diameter.

![SEM images of Ge nanowires grown at 300 °C for 60 min on SiO2 substrate. (a) the top part and (b) the middle part of Ge nanowires; the nanowires have the length of over 3 μm and the diameters of over 30 nm. The nanowires with the Au catalyst on the tip as indicated by solid arrows exhibit a smooth surface, and the VLS axial growth is not hindered; For the nanowires without the Au catalyst on the tip as indicated by the dotted arrows, a rough surfaces are shown due to the selective VSS radial growth. (Li et al., 2009a). © American Institute of Physics.](image)

This hypothesis can be proven by conducting the nanowire growth for a longer period. With further increasing the growth time of Ge nanowires, the Au droplets will be consumed eventually to cover the surface of Ge nanowires, and the VLS growth in the axial direction will stop at the same time. However, the VSS growth in the radial direction does not stop yet since some Au catalysts still covers the nanowire surface. So the diameter of the nanowires still increases due to the VSS growth. At the same time, the surface area of nanowires will
increase too, and the Au catalysts covering the nanowire surface become thinner and thinner since there is no Au atom supplied from the tip of nanowire, which migrates and covers the nanowire surface (Hannon et al, 2006). Finally, with an increase in diameter, Au catalysts cannot cover the whole nanowire surface even in an atomic layer thickness and cover only in patches. Ge atoms could be adsorbed only on the area covered with Au catalysts in the VSS mode, which contributes to the radial growth. However the radial growth does not progress in the area without the Au catalysts. So this selective VSS radial growth induces the rough nanowire surface over a longer growth time as indicated by dotted arrows shown in Fig. 3(a) and 3(b). Clearly, for the nanowire with the Au catalysts on the tip as the solid arrow indicated in Fig. 3(a), it exhibits a smooth surface because of the Au migration and wetting. And the axial growth continues. But, once the Au catalyst on the tip is consumed, due to the effect of selective VSS radial growth as mentioned above, the nanowires begin to show a rough surface and a taper shape as indicated by the dotted arrows in Fig. 3.

3. The influences of surface conditions on the growth of germanium nanowires

From our experimental results, we found (Li et al, 2008) that the growth of Ge nanowires was quite sensitive to the surface condition of the substrate. A clear understanding of this phenomenon could help us engineer the growth of nanowires.

Fig. 4. SEM images of Au catalysts evaporated on SiO$_2$-terminated Si substrate with a thickness of 0.1 nm (a) and 1 nm (b); Au catalysts evaporated on H-terminated Si substrate with a thickness of 0.1 nm (c) and 1 nm (d); SEM image of 1 nm-thick Au evaporated on H-terminated Si after HF treatment for 2 minutes (e). (Li et al, 2008). © American Institute of Physics.

Au catalyst layers with a thickness of 0.1 nm and 1nm were evaporated by using electron beam evaporation at room temperature on two different substrates, SiO$_2$-terminated (a few
nanometers native SiO$_2$ layer or 170 nm thermal oxidized SiO$_2$) and H-terminated (the wafers were dipped in 1.5% HF solution for 1 minute and immediately loaded in the chamber for EB evaporation) Si (100) substrates. In order to satisfy the rules of minimum surface energy, the evaporated Au layer shows different topography at different substrate surface conditions as shown in Fig. 4(a)-4(d). On the SiO$_2$-terminated substrate, because condensed Au adatoms are bound more tightly to each other than to the substrate$^{13}$, these atoms encounter other atoms, nucleate and agglomerate to form stable islands of 2~10 nm in diameter (Fig. 4(a), 4(b)). A thicker Au layer will result in the formation of bigger Au islands. On the other hand, on the H-terminated Si substrate, the Au catalyst prefers to deposit in the Stranski–Krastanov (SK) mode to form small Au islands with a wetting layer as shown in Fig.4(c) and 4(d).

Fig. 5. (a)A top-view SEM image of high-density Ge nanowires grown on 1 nm-thick Au catalyst evaporated on the SiO$_2$-terminated Si substrate. (b), a cross-sectional SEM image. (Li et al, 2008). © American Institute of Physics

On the SiO$_2$-terminated Si substrate, without any pre-treatment to the catalysts, high-density Ge nanowires of 5~20 nm in diameter were grown on the Au catalysts with a thickness of 1 nm (Fig.5) and 0.1 nm. Both high-resolution transmission electron microscopy (TEM) and X-ray diffraction (XRD) results indicate high-quality and single-crystalline Ge nanowires with the cubic diamond structure. It was found that the thickness of the SiO$_2$ layer, either a few-nanometer-thick native oxide layer or a thicker thermally-oxidized SiO$_2$, has no influence on the growth of Ge nanowires.

However, very few Ge nanowires were grown on the H-terminated Si substrate under the same growth conditions (Fig.6). Even after high temperature pre-annealing (650 °C in vacuum) to dewet the Au wetting layer, it did not have any significant influence on the growth of Ge nanowires.

While observing topography of the Au catalysts evaporated on the H-terminated substrate by SEM, we found that the contrast between Au metal and Si substrate at edge area was smaller, and the brightness of Au metal in the SEM image got weaker compared with that evaporated on the SiO$_2$ substrate. It is likely that Au catalysts are covered by some insulating layers. So maybe the formation of a very thin Si oxide overlayer due to the gold catalyzed migration of Si through the gold film (Hiraki et al,1971, Lay, 1983; Hiraki 1984; Jagannathana et al 2006 ) retards the growth of Ge nanowires.
In order to verify this hypothesis, Au catalysts evaporated on the H-terminated substrates were dipped into 1.5% HF solution for 2 minutes, and then immediately loaded into the growth chamber to grow Ge nanowires. On 1-nm-thick Au catalysts substrate, high-density and well-ordered Ge nanowires were grown as shown in Fig. 7(a). Obviously, it has a great improvement for Ge nanowires growth by removing this overlayer and it confirms that the SiO\textsubscript{2} overlayer formed on the catalyst surface prevents the growth of Ge nanowires. Fig. 4(e) shows the SEM image of 1-nm-thick Au catalysts after HF treatment. Clear Au dots can be found after removing the SiO\textsubscript{2} overlayer. In the case of 0.1-nm-thick Au catalysts, even after HF treatment, no nanowire was grown. We did not find any Au dots after HF treatment in the SEM image since it still remains at the wetting layer stage. So there are no nucleation centres for Ge atoms to grow in the axial direction. And the GeH\textsubscript{4} precursors will be further decomposed and deposited to form a film since the AuSi eutectic alloy exits on the whole surface. Compared with the random-directed Ge nanowires grown on the SiO\textsubscript{2}-terminated substrate as shown in Fig.5, Ge nanowires grown on the H-terminated Si (100) substrate show a more ordered structure. Almost all Ge nanowires cross vertically and form two sets parallel nanowires array. It should be point out that each set of Ge nanowires has around 45\textdegree angle with the [110] cleavage direction as labelled in Fig. 7(a). Till now, only two growth directions, [110] and [111] were found for Ge nanowires grown on the Si substrate. Based on this finding and our experiment results, we believe that Ge nanowires are grown preferably in the [101], [011], [-101] and [0-11] directions as the four dashed arrows shown in Fig. 7(b), in which these four growth directions are crossed vertically and have a 45\textdegree degree with [110] and [-110] cleavage directions. It agrees well with the experiment results as shown in Fig. 7(a). The two dashed-dotted arrows in Fig. 7(b) are [110] and [-110] cleavage directions for (100) wafer as labelled in Fig. 7(a).

During the growth of Ge nanowires on Au catalysts evaporated on the H-terminated Si substrate after HF treatment, GeH\textsubscript{4} will decompose in the AuSi eutectic alloy located at the interface between the single-crystalline Si surface and Au layer and then supersaturated Ge atoms will separate out to grow in the axial direction. This ordered structure at the interface can induce the Ge nanowires grow in only the <110> directions. This capability to control the nanowire growth direction would be very important to engineer the transport...
characteristics for electrons and holes individually to obtain the best switching performance of a complementary logic circuit configuration\textsuperscript{19}. And also it is quite attractive for future large-scale nanowire integration.

![Image](https://www.intechopen.com)

Fig. 7. (a), A top-view SEM image of high density and well-ordered Ge nanowires grown on 1-nm-thick Au catalysts evaporated on the H-terminated Si (100) after dipped into the HF solution to remove the SiO\textsubscript{2} overlayer. The bottom edge is the [110] cleavage direction. The inset shows its side-view SEM image and the scale bar is 500 nm; (b), A 3D schematic of the growth directions of Ge nanowires on Si (100) wafer. Four dashed arrows directed to [101], [011], [-101] and [0-11] are the Ge nanowires growth directions. (Li et al, 2008). © American Institute of Physics

In the case of Au catalysts evaporated on the SiO\textsubscript{2}-terminated substrate, strong bonding between Si and O atoms may prevent the migration of Si atoms to the surface and the formation the SiO\textsubscript{2} overlayer. Therefore Ge nanowires can be grown without HF treatment.

Figures 8(a) and 8(b) show the SEM images of Ge nanowires grown at 350 °C in the same conditions on the H-terminated Si and the SiO\textsubscript{2}-terminated Si substrates, respectively. The
nanowires showed different density, shape and size on these two substrates. On the H-terminated substrate, similarly with that grown at 300 °C as discussed above, only low-density Ge nanowires can be grown because the SiO₂ overlayer covering the Au catalysts surface hinders the growth of Ge nanowires. At high temperature, the growth speed increases, and thicker and longer nanowires can be grown. However, on the SiO₂-terminated substrate, thicker and shorter nanowires were grown. Compared with longer nanowires with a smooth surface as shown in Fig. 8(a), the difference between these nanowires should result from the different Au atoms supply. In the case of low-density Ge nanowires growth, there is enough Au atoms supply, which migrate from the other areas and contribute to the VLS growth over a longer period. However, on the SiO₂-terminated substrate, the Au catalyst droplets will supply for more nanowires growth and are easily consumed. After there remains no Au supply for the axial direction growth, thicker nanowires with a rough surface are grown. These facts evidence the above-mentioned explanation.

Fig. 8. SEM images of Ge nanowires grown at 350 °C for 20 minutes on H-terminated (a) and SiO₂-terminated (b) Si substrate, respectively.

4. Growth of Ge-Si nanowire heterostructures

Nanowire heterostructures offer numerous potential applications in nanoelectronics and photonics devices because their small diameter enables efficient strain relaxation and the formation of epitaxial structures from lattice-mismatched materials (Dick et al, 2007a; Ertekin et al, 2005; Kastnery & Gosele 2004; Gudiksen et al, 2002). Enormous effort has been made to the growth of Ge-Si nanowires due to their low cost and unrivaled compatibilities with the main-stream ultra-large-scale Si integration technology (Lu et al 2005; Liang et al 2007; Hu et al, 2007; Hu et al 2008). Some heterostructures, such as Ge/Si core/shell nanowires (Xiang et al, 2006; Lauhon et al, 2002; Ben & Patolsky, 2010) and Si/SiGe nanowires superlattice (Wu et al, 2002; Clark et al, 2008) have been grown via the VLS mechanism.
Branched nanowires offer another approach to increase structural complexity thus enabling greater functionalities (Wang et al, 2004). They lead to more potential applications in nanoelectronic devices by increasing the number of connection points and providing a means for parallel connectivity and interconnection of functional elements (Dick et al, 2007b). Moreover, hierarchically heterobranching and hyperbranching nanowire structures will potentially promote applications in solar energy harvesting, sensor and so forth (Bierman & Jin, 2009). A clear understanding of the growth mechanism of branched nanowires would enable to control and design the complex heterostructures which meet specific requirements of challenging applications. The growth of homogenous Si-Si nanowire branches has been demonstrated to date (Wang et al, 2004; Doerk et al, 2008). Here the growth of Si-Ge and Ge-Si nanowire heterostructures is also presented. Si nanowires were grown at 350 °C for 20 min by using the SiH₄ (3.3 sccm) and H₂ (50 sccm) at 1 Torr. There is a 40 min waiting time to stabilize the growth temperature in a vacuum condition by heating (from 300 °C to 350 °C) or cooling (350 °C to 300 °C) the growth chamber between the growth intervals. Fig. 9(a) shows the SEM image of Ge-Si nanowire
heterojunctions grown in a continuous mode. Compared with the smooth surface of Ge nanowire as the SEM image shown in Fig. 9(b), many nanowire branches were grown on the surfaces of Ge nanowire stems. It was confirmed that the branches on Ge nanowire stems were Si nanowires by the small angle XRD spectrum as shown in Fig. 10. Compared with the XRD spectrum of Ge nanowires without any branches (dotted line), an extra set of peaks were observed in the XRD spectrum of branched Ge nanowires (solid line). The simulation results by Philips X'pert high-score software are shown in table 1. Clearly, the peaks at 27.4112°, 45.3028°, 53.7354°, 65.9223° and 83.8253° match well for both samples and are related to Ge (111), (220), (311), (400), (331) and (422) plane respectively of Ge nanowires. The other set of peaks at 28.4247°, 47.2729° and 56.1197° originate from the Si (111), (220) and (311) planes respectively.

<table>
<thead>
<tr>
<th>Position (° 2θ)</th>
<th>FWHM (° 2θ)</th>
<th>d-spacing (Å)</th>
<th>Relative intensity (%)</th>
<th>Chemical Formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>27.5006</td>
<td>0.1574</td>
<td>3.24344</td>
<td>100.00</td>
<td>Ge</td>
</tr>
<tr>
<td>28.4247</td>
<td>0.3936</td>
<td>3.14007</td>
<td>22.97</td>
<td>Si</td>
</tr>
<tr>
<td>45.5304</td>
<td>0.1574</td>
<td>1.99231</td>
<td>51.46</td>
<td>Ge</td>
</tr>
<tr>
<td>47.2729</td>
<td>0.5510</td>
<td>1.92286</td>
<td>8.86</td>
<td>Si</td>
</tr>
<tr>
<td>53.8240</td>
<td>0.2362</td>
<td>1.70327</td>
<td>27.82</td>
<td>Ge</td>
</tr>
<tr>
<td>56.1197</td>
<td>0.4723</td>
<td>1.63892</td>
<td>3.25</td>
<td>Si</td>
</tr>
<tr>
<td>66.1912</td>
<td>0.6298</td>
<td>1.41187</td>
<td>4.03</td>
<td>Ge</td>
</tr>
<tr>
<td>72.9023</td>
<td>0.5510</td>
<td>1.29757</td>
<td>7.45</td>
<td>Ge</td>
</tr>
<tr>
<td>83.9378</td>
<td>0.5760</td>
<td>1.15189</td>
<td>7.19</td>
<td>Ge</td>
</tr>
</tbody>
</table>

Table 1. Peak lists of solid line in Fig. 10 and its analysis results (Li et al, 2011). © Elsevier.

It is interesting that the Si nanowire branches were grown on the Ge nanowire surface rather than on their tips. Since the VLS nanowire growth is sensitive to Au catalysts, there must be some Au catalysts on the surface of Ge nanowires to contribute to the growth of Si nanowire branches. It has been reported that there is an Au migration on the nanowire surface during their growth (Kodambaka et al, 2007; Hannon et al, 2006; Gosele, 2006) and during the high-temperature growth interval (Doerk et al, 2008). From the dark field transmission electron microscope (TEM) image of Ge nanowires as shown in Fig. 9(c), a rough surface with numerous white spots was observed on the top parts of Ge nanowires. It is clear that the big white spot located at the tip of nanowire is the Au catalyst. The energy-dispersive-spectrometry analysis indicates that the small white dots on the top parts of nanowires are the surface-migrated Au particles. The density and the size of Au particles reduce with increase of distance from the tips of Ge nanowires and no Au particle is found on the bottom of the nanowires. This distribution of Au particles agrees well with that of Si nanowire branches grown on the Ge nanowire surface as SEM image shown in Fig. 9(d).
Clearly, these self-seeded Au particles formed by the surface migration, play an important role in controlling the growth of Si nanowire branches. The branches were only grown on the top parts of nanowire stems. With increasing distance from the tips of nanowires, the less Au catalyst exists on the surface, resulting in fewer Si nanowire branches due to the less nuclear centers for their growth. The enlarged SEM image in the inset of Fig. 9(d) shows a typical example where the branches only appear on the top parts of stems. On the short Ge nanowire stems, many Si branches were grown on its top. However, on the surface of its neighbors, as the bottom parts of long nanowires, no Si branch was found. The growth rate of nanowire branches is lower than that grown on planar substrate. Shorter and thinner nanowire branches were grown at the same condition due to the shortage of Au catalysts. The experiments indicate that the growth mode has an important influence on the growth of nanowire branches. If Ge nanowires were kept in the air for a few days and then were reloaded into the chamber for Si nanowire branch growing in a separate mode, the Si heterostructures tend to only grow on the tips of Ge nanowires as shown in Fig. 11. The growth rate of Si nanowire branches greatly reduced compared with that grown in the continuous mode as shown in Fig. 9(a). The longer the Ge nanowires were put in air, the fewer Si nanowire branches were grown (Fig. 11(a) and 11(b)). We believe that GeO₂ formed on the nanowire surface due to the oxidization of Ge atom migrated to the surface covers the small Au catalysts dots on the top parts of Ge nanowire and retards the growth of Si nanowire branches.
As a comparison, Ge heterostructures on Si nanowire stems were also observed. After the synthesis of Si nanowires at 350 °C, the chamber was cooled down to 300 °C in 40 min, and then GeH₄ was introduced into the growth chamber to grow Ge heterostructures. Interestingly, a different topography of heterostructures was exhibited. As shown in Fig. 12(a), Si nanowire stems have a clean surface before the growth of Ge heterostructure. However, many Ge nanodots instead of branches were observed on the surface of Si nanowire stems as shown in Fig. 12(b) and 12(c). K. A. Dick and his coworkers (Dick et al, 2007a) have discussed that different morphologies of crawl or nanowire heterosturctures were grown in compound nanowire systems depending on the growth condition and interface energy between these materials. Similar effects were observed in our experiment. In order to satisfy the minimum system energy, high density Ge quantum dots other than branches were grown on the surface of Si nanowire stems.
Fig. 12. (a), SEM image of Si nanowires grown on SiO$_2$ substrate at 350 °C for 20 min; (b) and (c), SEM images of Ge nanodots heterostructure grown at 300 °C on Si nanowire substrate in the continuous mode. (Li et al, 2011). © Elsevier.

At the same condition, the chemical vapor deposition of Ge atom without the assistance of Au catalysts can be ignored at 300 °C according to our control experiment results on SiO$_2$ substrate. The nanodot heterostructures are also catalyzed by the Au catalyst on the Si nanowire surface. The Ge nanodots have a diameter of 2-10 nm, which is much smaller than those grown on the Si substrate in the Stranski-Krastanov mode (Li et al, 2004a; Li et al, 2004b). These small size nanodot heterostructures will have much potential application when applied in quantum computation and optical communication.

5. Position-controllable single Ge nanowire array

To realize the applications of Ge nanowires on a large scale, one of the key challenges is to develop a convenient and parallel method to align the bottom-up nanowires into the complex patterns or structures (Li et al, 2007). Recently, a “pick and place” method is most widely used for the integrations of nanowires. However, these processes lack control of in precision and repeatability, and easily induce contamination in the wires (Conley et al, 2005). It is expected to selectively grow nanowires directly onto the desired areas of the
substrate and in situ fabricate the nanowire devices (Li et al, 2004c). In the vapor-liquid-solid chemical vapor deposition (CVD) process, gold catalysts initiate and guide the growth of nanowires (He et al, 2006; Kamins et al, 2004; Wu et al, 2002; Kodambaka et al, 2007). Hence, precise control the location of nanowires relies on the capability to control the location of Au clusters (Lombardi et al, 2006; Fuhrmann et al, 2005). In this book, we also demonstrate the well position-controllable Ge nanowires growth on SiO$_2$ substrate by combining top-down and bottom-up methods.

Fig. 13. (a), A SEM image of Au catalysts evaporated on SiO$_2$ substrate. The Au dots have a diameter of around 3~8 nm; (b), The schematic of process for the patterning Au catalysts and the growth of Ge nanowires; (c), SEM images of Ge nanowires patterns grown on the Au catalysts patterns. The wires are selectively grown on the areas with Au catalysts. (Li et al, 2009b). © Japan Society of Applied Physics.

Due to the stronger bond between the condensing Au adatoms than to the substrate (Venables, 1986), the Au atoms agglomerate to form the high-density islands with the diameter of 3~8 nm as shown in Fig. 13(a). The well-ordered Au catalysts were prepared by using a JEOL JBX-5FE electron-beam lithography (EBL) system with a beam voltage of 50 kV and a beam diameter of 8 nm and a lift-off method.
The schematic of the process for patterning the Au catalysts and the growth of Ge nanowires is shown in Fig. 13(b). After the $n^+$ Si(111) wafer was oxidized at 1100 °C for 1 hour, the positive-type diluted (50%) polymethyl methacrylate (PMMA) EB resist with a thickness of 40 nm was coated at 8000 rpm and was prebaked at 170 °C for 30 minutes. Then, the sample was exposed using the EBL under a dose condition of 400 μC/cm² and were developed by xylene for 60 seconds followed by a rinse with iso-propanol for 30 seconds. After the evaporation of Au particles and lift-off, Au pattern was formed. Finally, Ge nanowires were grown on the Au pattern by LPCVD.
Fig. 16. (a), SEM image of one hole formed by EBL. The black hole area with a diameter of 12 nm is the SiO₂ substrate and the gray area is PMMA layer; (b), SEM image of the well-ordered Au dots array with a space of 700 nm. The white dots in the image are Au catalysts; and (c), the enlarged image of one of the Au dots in fig. 16(b). (Li et al, 2009b). © Japan Society of Applied Physics.

Fig. 13(c) shows a SEM image of high-density Ge nanowire strips grown on patterned Au catalysts. Ge nanowires with a diameter of 5~20 nm can be grown selectively on the area with Au catalysts. A TEM of Ge nanowires is shown in Fig. 14(a). Almost all of the nanowires are defect free over the whole length that could be observed. The dark parts on the tips of nanowires in Fig. 14(a) are Au catalysts. The high-resolution TEM image in Fig. 14(b) reveal the high-quality single-crystalline Ge nanowires with a lattice constant of 0.565 nm, which is in excellent agreement with the diamond crystal structure known for Ge. The X-ray diffraction result (dotted line in Fig. 10) also indicates that the crystal structure of grown Ge nanowires is cubic diamond structure according to the typical six peaks. And two peaks related to the Au FCC structure were also found.

By reducing the size of each Au pattern to contain only a few Au particles (Fig. 15(b)), the Ge nanowire array with several nanowires in each area was obtained (Fig. 15).
Fig. 15 shows the enlarged image of one of the patterns. Around 10 nanowires were grown in each area.

In order to realize the alignment of single Ge nanowire, the Au catalyst array with only one Au dot in each area is needed. One way to settle this problem is to reduce the size of pattern. In the lift-off process, the thickness of the resist plays an important role in controlling the size and shape of the design. The thinner the resist is, the easier it is to control the size of pattern. In the case of Au film with only a thickness of about 0.5 nm, very thin resist can be applied. By reducing the PMMA resist down to 40 nm and optimizing the relationship between the electron dose and develop time in EBL process, a very small hole with the diameter of around 12 nm can be obtained as shown in Fig. 16(a), which is almost the same size as the beam spot of EBL. In Fig. 16(a), the black hole is the SiO$_2$ substrate and the gray area is PMMA. By choosing a suitable density of the Au particles to make sure that one Au dot could be deposited in this kind of hole, the well-ordered single Au dot array with a space of 700 nm was prepared as shown in Fig. 16(b). According to the enlarged image of one pattern as shown in Fig. 16(c) we can find each Au dot has a diameter of around 10 nm.

![SEM image of single Ge nanowire array grown on the well-ordered Au pattern](Li et al, 2009b). © Japan Society of Applied Physics.

On such well-ordered Au catalyst array, the single Ge nanowire arrays with a space of 700 nm were grown. The SEM image in Fig. 17 shows that only one Ge nanowire is grown on each Au dot. The Au catalysts initiate and guide the growth of Ge nanowires. And the wires are located precisely where the Au catalysts sit, which may offer the possibility of in situ fabrication of large-scale nanowire devices.

### 6. Conclusion

In conclusion, the radial growth of Ge nanowire, the influence of surface condition on the growth of Ge nanowire, the growth of Ge-Si nanowire heterostructures and the patterned Ge nanowire were discussed in this chapter. The VSS growth mechanism dominates the nanowire growth in the radial direction and contributes to the increase of the diameter of nanowires. Due to the Au migration on the surface, the Au-Ge alloys on the nanowire
surface are in solid state at the growth temperature. And this VSS mechanism contributes to the radial growth. Once the Au catalysts on the tip are consumed, the nanowires with the rough surface will be grown because of the selective-area VSS radial growth.

High-density Ge nanowires can be easily grown on SiO$_2$-terminated Si (100) substrate. However, the SiO$_2$ overlayer formed on the surface of Au catalysts evaporated on H-terminated Si substrate prevents the growth of Ge nanowires. After removed this SiO$_2$ overlayer by HF solution, high-density and well-ordered Ge nanowire can be obtained. Nanowires can be grown orderly along the [101], [011], [-101] and [0-11] directions.

The Au particles on the nanowire surfaces due to the surface migration play an important role in the controlling the growth of nanowire heterostructure. Different topographies of heterostructure were observed. On the Ge nanowire stems, many Si nanowire branches were observed. Their distribution agrees well with that of Au particles on the Ge nanowire surface. However, the high-density Ge nanodots instead of branches prefer to grow on the Si nanowire stems.

Ge nanowires can be grown selectively on the area with Au catalysts. Single Ge nanowire array with a space distance of 700 nm was grown by LPCVD method on the patterned Au catalyst substrate.

7. Acknowledgement

This work is partially supported by SORST-JST (Japan Science and Technology) and Japan society for the promotion of science (JSPS).

8. References


Ben-Ishai, M.; Patolsky, F. (2010). A Route to High-Quality Crystalline Coaxial Core/Multishell Ge@Si(GeSi)n and Si@(GeSi)n Nanowire Heterostructures, Adv. Mater. Vol.22,902-906.


This potentially unique work offers various approaches on the implementation of nanowires. As it is widely known, nanotechnology presents the control of matter at the nanoscale and nanodimensions within few nanometers, whereas this exclusive phenomenon enables us to determine novel applications. This book presents an overview of recent and current nanowire application and implementation research worldwide. We examine methods of nanowire synthesis, types of materials used, and applications associated with nanowire research. Wide surveys of global activities in nanowire research are presented, as well.

How to reference
In order to correctly reference this scholarly work, feel free to copy and paste the following: